GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cpu/amd/family_10h-family_15h: Apply missing Family 15h errata fixes 

Change-Id: I132874fe5b5a8b9a87422e2f07bff03bc5863ca4
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: https://review.coreboot.org/12065
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Tested-by: build bot (Jenkins)
This commit is contained in:
Timothy Pearson 2015-09-03 17:43:52 -05:00 committed by Martin Roth
parent 01b9f8e4c2
commit 16a3a7515a
2 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/cpu/amd/family_10h-family_15h/defaults.h
View File

@ -162,6 +162,14 @@ static const struct {
0x0000000C, 0x00000000, 0x0000000C, 0x00000000,
0x0000000C, 0x00000000}, /* Cx and Dx multiple-link processor */ 0x0000000C, 0x00000000}, /* Cx and Dx multiple-link processor */
{ OSVW_ID_Length, AMD_FAM15_ALL, AMD_PTYPE_ALL,
0x00000005, 0x00000000,
0x0000ffff, 0x00000000}, /* OSVW_ID_Length = 0x5 */
{ OSVW_Status, AMD_FAM15_ALL, AMD_PTYPE_ALL,
0x00000010, 0x00000000,
0xffffffff, 0x00000000}, /* OsvwId4 = 0x1 */
{ BU_CFG2, AMD_DR_Dx, AMD_PTYPE_ALL, { BU_CFG2, AMD_DR_Dx, AMD_PTYPE_ALL,
0x00000000, 1 << (50-32), 0x00000000, 1 << (50-32),
0x00000000, 1 << (50-32)}, /* D0 or Above, RdMmExtCfgQwEn*/ 0x00000000, 1 << (50-32)}, /* D0 or Above, RdMmExtCfgQwEn*/
@ -621,6 +629,10 @@ static const struct {
{ 3, 0x1b8, (AMD_FAM10_ALL | AMD_FAM15_ALL), AMD_PTYPE_ALL, { 3, 0x1b8, (AMD_FAM10_ALL | AMD_FAM15_ALL), AMD_PTYPE_ALL,
0x00001000, 0x00001000 }, /* [12] = L3PrivReplEn */ 0x00001000, 0x00001000 }, /* [12] = L3PrivReplEn */
/* Errata 504 workaround */
{ 3, 0x1b8, AMD_FAM15_ALL, AMD_PTYPE_ALL,
0x00040000, 0x00040000 }, /* [18] = 1b */
/* IBS Control Register */ /* IBS Control Register */
{ 3, 0x1cc, (AMD_FAM10_ALL | AMD_FAM15_ALL), AMD_PTYPE_ALL, { 3, 0x1cc, (AMD_FAM10_ALL | AMD_FAM15_ALL), AMD_PTYPE_ALL,
0x00000100, 0x00000100 }, /* [8] = LvtOffsetVal */ 0x00000100, 0x00000100 }, /* [8] = LvtOffsetVal */

6
src/northbridge/amd/amdfam10/misc_control.c
View File

@ -75,6 +75,7 @@ static void mcf3_read_resources(device_t dev)
static void set_agp_aperture(device_t dev, uint32_t pci_id) static void set_agp_aperture(device_t dev, uint32_t pci_id)
{ {
uint32_t dword;
struct resource *resource; struct resource *resource;
resource = probe_resource(dev, 0x94); resource = probe_resource(dev, 0x94);
@ -105,6 +106,11 @@ static void set_agp_aperture(device_t dev, uint32_t pci_id)
/* Report the resource has been stored... */ /* Report the resource has been stored... */
report_resource_stored(pdev, resource, " <gart>"); report_resource_stored(pdev, resource, " <gart>");
/* Errata 540 workaround */
dword = pci_read_config32(pdev, 0x90);
dword |= 0x1 << 6; /* DisGartTblWlkPrb = 0x1 */
pci_write_config32(pdev, 0x90, dword);
} }
} }
} }