mainboard/intel/cannonlake-u: populate PCI devices
Define and populate PCI devices in devicetree for CNL-U RVP Change-Id: Id04f5efe77a04c180b5dd392da777195bd9fb7a3 Signed-off-by: Pratik Prajapati <pratikkumar.v.prajapati@intel.com> Reviewed-on: https://review.coreboot.org/21054 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
This commit is contained in:
parent
4a2cef4ef7
commit
1785f8b2f5
|
@ -5,5 +5,57 @@ chip soc/intel/cannonlake
|
||||||
end
|
end
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
|
device pci 00.0 on end # Host Bridge
|
||||||
|
device pci 02.0 on end # Integrated Graphics Device
|
||||||
|
device pci 04.0 on end # SA Thermal device
|
||||||
|
device pci 12.0 on end # Thermal Subsystem
|
||||||
|
device pci 12.5 off end # UFS SCS
|
||||||
|
device pci 12.6 off end # GSPI #2
|
||||||
|
device pci 14.0 on end # USB xHCI
|
||||||
|
device pci 14.1 off end # USB xDCI (OTG)
|
||||||
|
device pci 14.5 on end # SDCard
|
||||||
|
device pci 15.0 on end # I2C #0
|
||||||
|
device pci 15.1 on end # I2C #1
|
||||||
|
device pci 15.2 off end # I2C #2
|
||||||
|
device pci 15.3 off end # I2C #3
|
||||||
|
device pci 16.0 on end # Management Engine Interface 1
|
||||||
|
device pci 16.1 off end # Management Engine Interface 2
|
||||||
|
device pci 16.2 off end # Management Engine IDE-R
|
||||||
|
device pci 16.3 off end # Management Engine KT Redirection
|
||||||
|
device pci 16.4 off end # Management Engine Interface 3
|
||||||
|
device pci 16.5 off end # Management Engine Interface 4
|
||||||
|
device pci 17.0 on end # SATA
|
||||||
|
device pci 19.0 on end # I2C #4
|
||||||
|
device pci 19.1 off end # I2C #5
|
||||||
|
device pci 19.2 on end # UART #2
|
||||||
|
device pci 1a.0 on end # eMMC
|
||||||
|
device pci 1c.0 on end # PCI Express Port 1 x4 SLOT1
|
||||||
|
device pci 1c.4 on end # PCI Express Port 5 x1 SLOT2/LAN
|
||||||
|
device pci 1c.5 off end # PCI Express Port 6
|
||||||
|
device pci 1c.6 off end # PCI Express Port 7
|
||||||
|
device pci 1c.7 off end # PCI Express Port 8
|
||||||
|
device pci 1d.0 off end # PCI Express Port 9
|
||||||
|
device pci 1d.1 off end # PCI Express Port 10
|
||||||
|
device pci 1d.2 off end # PCI Express Port 11
|
||||||
|
device pci 1d.3 off end # PCI Express Port 12
|
||||||
|
device pci 1d.4 off end # PCI Express Port 13
|
||||||
|
device pci 1d.5 off end # PCI Express Port 14
|
||||||
|
device pci 1d.6 off end # PCI Express Port 15
|
||||||
|
device pci 1d.7 off end # PCI Express Port 16
|
||||||
|
device pci 1e.0 on end # UART #0
|
||||||
|
device pci 1e.1 off end # UART #1
|
||||||
|
device pci 1e.2 off end # GSPI #0
|
||||||
|
device pci 1e.3 off end # GSPI #1
|
||||||
|
device pci 1f.0 on
|
||||||
|
chip drivers/pc80/tpm
|
||||||
|
device pnp 0c31.0 on end
|
||||||
|
end
|
||||||
|
end # LPC Interface
|
||||||
|
device pci 1f.1 on end # P2SB
|
||||||
|
device pci 1f.2 on end # Power Management Controller
|
||||||
|
device pci 1f.3 on end # Intel HDA
|
||||||
|
device pci 1f.4 on end # SMBus
|
||||||
|
device pci 1f.5 on end # PCH SPI
|
||||||
|
device pci 1f.6 off end # GbE
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue