src/drivers: Fix typo
Change-Id: I9144937b72a98517cbd41c093cff7bad543b4140 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/27916 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
5cdd9aab34
commit
1895838e7a
|
@ -91,7 +91,7 @@ AGESA_STATUS agesa_Reset (UINT32 Func, UINTN Data, VOID *ConfigPtr)
|
|||
|
||||
//
|
||||
// Perform the RESET based upon the ResetType. In case of
|
||||
// WARM_RESET_WHENVER and COLD_RESET_WHENEVER, the request will go to
|
||||
// WARM_RESET_WHENEVER and COLD_RESET_WHENEVER, the request will go to
|
||||
// AmdResetManager. During the critical condition, where reset is required
|
||||
// immediately, the reset will be invoked directly by writing 0x04 to port
|
||||
// 0xCF9 (Reset Port).
|
||||
|
|
|
@ -670,7 +670,7 @@ static int elog_find_flash(void)
|
|||
}
|
||||
|
||||
if (region_device_sz(rdev) < 4*KiB) {
|
||||
printk(BIOS_WARNING, "ELOG: Needs a minium size of 4KiB: %zu\n",
|
||||
printk(BIOS_WARNING, "ELOG: Needs a minimum size of 4KiB: %zu\n",
|
||||
region_device_sz(rdev));
|
||||
return -1;
|
||||
}
|
||||
|
|
|
@ -360,7 +360,7 @@ static int _dw_i2c_transfer(unsigned int bus, const struct i2c_msg *segments,
|
|||
}
|
||||
|
||||
/* The assumption is that the host controller is disabled -- either
|
||||
after running this function or from performing the intialization
|
||||
after running this function or from performing the initialization
|
||||
sequence in dw_i2c_init(). */
|
||||
|
||||
/* Set target slave address */
|
||||
|
|
|
@ -35,7 +35,7 @@ struct drivers_i2c_generic_config {
|
|||
struct acpi_gpio irq_gpio;
|
||||
|
||||
/*
|
||||
* This flag will add a device propery which will indicate
|
||||
* This flag will add a device property which will indicate
|
||||
* to the OS that it should probe this device before adding it.
|
||||
*
|
||||
* This can be used to declare a device that may not exist on
|
||||
|
|
|
@ -74,7 +74,7 @@
|
|||
#define LP55231_RESET_VALUE 0xff
|
||||
|
||||
/*
|
||||
* The controller has 192 bytes of SRAM for code/data, availabe as six 32 byte
|
||||
* The controller has 192 bytes of SRAM for code/data, available as six 32 byte
|
||||
* pages.
|
||||
*/
|
||||
#define LP55231_PROG_PAGE_SIZE 32
|
||||
|
@ -119,7 +119,7 @@ static int ledc_transfer(TiLp55231 *ledc, struct i2c_msg *segs,
|
|||
while (max_attempts--) {
|
||||
rv = i2c_transfer(ledc->i2c_bus, segs, seg_count);
|
||||
|
||||
/* Accessing reset regsiter is expected to fail. */
|
||||
/* Accessing reset register is expected to fail. */
|
||||
if (!rv || reset)
|
||||
break;
|
||||
}
|
||||
|
|
|
@ -128,7 +128,7 @@ void romstage_common(struct romstage_params *params)
|
|||
params->pei_data->saved_data_size =
|
||||
region_device_sz(&rdev);
|
||||
params->pei_data->saved_data = rdev_mmap_full(&rdev);
|
||||
/* Assum boot device is memory mapped. */
|
||||
/* Assume boot device is memory mapped. */
|
||||
assert(IS_ENABLED(CONFIG_BOOT_DEVICE_MEMORY_MAPPED));
|
||||
} else if (params->pei_data->boot_mode == ACPI_S3) {
|
||||
/* Waking from S3 and no cache. */
|
||||
|
|
|
@ -36,7 +36,7 @@ void fsp_debug_before_memory_init(fsp_memory_init_fn memory_init,
|
|||
if (IS_ENABLED(CONFIG_DISPLAY_UPD_DATA))
|
||||
fspm_display_upd_values(fspm_old_upd, fspm_new_upd);
|
||||
|
||||
/* Display the call entry point and paramters */
|
||||
/* Display the call entry point and parameters */
|
||||
if (!IS_ENABLED(CONFIG_DISPLAY_FSP_CALLS_AND_STATUS))
|
||||
return;
|
||||
printk(BIOS_SPEW, "Calling FspMemoryInit: 0x%p\n", memory_init);
|
||||
|
|
|
@ -107,7 +107,7 @@ void soc_update_memory_params_for_mma(FSP_M_CONFIG *memory_cfg,
|
|||
*
|
||||
* This function is responsible for loading and executing the notify code from
|
||||
* the FSP-S binary. It expects that fsp_silicon_init() has already been called
|
||||
* succesfully, and that the FSP-S binary is still loaded into memory.
|
||||
* successfully, and that the FSP-S binary is still loaded into memory.
|
||||
*/
|
||||
|
||||
#endif /* _FSP2_0_API_H_ */
|
||||
|
|
|
@ -609,7 +609,7 @@
|
|||
#define LM_FIFO_WATERMARK 0x0000001F
|
||||
#define MI_ARB_STATE 0x020e4 /* 915+ only */
|
||||
|
||||
/* Make render/texture TLB fetches lower priorty than associated data
|
||||
/* Make render/texture TLB fetches lower priority than associated data
|
||||
* fetches. This is not turned on by default
|
||||
*/
|
||||
#define MI_ARB_RENDER_TLB_LOW_PRIORITY (1 << 15)
|
||||
|
@ -1636,9 +1636,9 @@
|
|||
#define BLM_PIPE_C (2 << 29) /* ivb + */
|
||||
#define BLM_PIPE(pipe) ((pipe) << 29)
|
||||
#define BLM_POLARITY_I965 (1 << 28) /* gen4 only */
|
||||
#define BLM_PHASE_IN_INTERUPT_STATUS (1 << 26)
|
||||
#define BLM_PHASE_IN_INTERRUPT_STATUS (1 << 26)
|
||||
#define BLM_PHASE_IN_ENABLE (1 << 25)
|
||||
#define BLM_PHASE_IN_INTERUPT_ENABL (1 << 24)
|
||||
#define BLM_PHASE_IN_INTERRUPT_ENABL (1 << 24)
|
||||
#define BLM_PHASE_IN_TIME_BASE_SHIFT (16)
|
||||
#define BLM_PHASE_IN_TIME_BASE_MASK (0xff << 16)
|
||||
#define BLM_PHASE_IN_COUNT_SHIFT (8)
|
||||
|
|
|
@ -318,7 +318,7 @@ intel_gma_init_igd_opregion(igd_opregion_t *opregion)
|
|||
opregion->header.size = sizeof(igd_opregion_t) / 1024;
|
||||
|
||||
/*
|
||||
* Left-shift version field to accomodate Intel Windows driver quirk
|
||||
* Left-shift version field to accommodate Intel Windows driver quirk
|
||||
* when not using a VBIOS.
|
||||
* Required for Legacy boot + NGI, UEFI + NGI, and UEFI + GOP driver.
|
||||
*
|
||||
|
|
|
@ -227,7 +227,7 @@ enum {
|
|||
|
||||
/*
|
||||
* MAX77802_REG_PMIC_BBAT set to
|
||||
* Back up batery charger on and
|
||||
* Back up battery charger on and
|
||||
* limit voltage setting to 3.5v
|
||||
*/
|
||||
#define MAX77802_BBCHOSTEN (1 << 0)
|
||||
|
|
|
@ -19,7 +19,7 @@ struct drivers_net_config {
|
|||
unsigned wake; /* Wake pin for ACPI _PRW */
|
||||
/*
|
||||
* There maybe many NIC cards in a system.
|
||||
* This paramter is for driver to identify what
|
||||
* This parameter is for driver to identify what
|
||||
* the device number is and the valid range is [1-10].
|
||||
*/
|
||||
uint8_t device_index;
|
||||
|
|
|
@ -743,7 +743,7 @@ static int tis_setup_interrupt(int vector, int polarity)
|
|||
/* Set TPM interrupt vector */
|
||||
tpm_write_int_vector(vector, locality);
|
||||
|
||||
/* Set TPM interupt polarity and disable interrupts */
|
||||
/* Set TPM interrupt polarity and disable interrupts */
|
||||
tpm_write_int_polarity(polarity, locality);
|
||||
|
||||
/* Close connection if it was opened */
|
||||
|
|
|
@ -29,7 +29,7 @@ enum TPS65913_RTC_REG {
|
|||
TPS65913_WEEKS_REG = 0x06,
|
||||
TPS65913_RTC_CTRL_REG = 0x10,
|
||||
TPS65913_RTC_STATUS_REG = 0x11,
|
||||
TPS65913_RTC_INTERRUPS_REG = 0x12,
|
||||
TPS65913_RTC_INTERRUPTS_REG = 0x12,
|
||||
};
|
||||
|
||||
enum {
|
||||
|
|
|
@ -958,7 +958,7 @@ static void XGI_SetCRT1FIFO(struct xgi_hw_device_info *HwDeviceExtension,
|
|||
|
||||
data = xgifb_reg_get(pVBInfo->P3c4, 0x3D);
|
||||
data &= 0xfe;
|
||||
xgifb_reg_set(pVBInfo->P3c4, 0x3D, data); /* diable auto-threshold */
|
||||
xgifb_reg_set(pVBInfo->P3c4, 0x3D, data); /* disable auto-threshold */
|
||||
|
||||
xgifb_reg_set(pVBInfo->P3c4, 0x08, 0x34);
|
||||
data = xgifb_reg_get(pVBInfo->P3c4, 0x09);
|
||||
|
|
Loading…
Reference in New Issue