GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

{device,drivers,lib,mb,nb}: Use only one space after 'if' 

Change-Id: I390191fb58605d1bd6a2e5d19a9dfa7c8493e6b2
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26063
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Elyes HAOUAS 2018-05-04 16:30:39 +02:00 committed by Patrick Georgi
parent 5b66288d51
commit 1943f3798d
6 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/device/device.c
View File

@ -723,7 +723,7 @@ static void avoid_fixed_resources(const struct device *dev)
if (res->base > lim->base)
lim->base = res->base;
if (res->limit < lim->limit)
if (res->limit < lim->limit)
lim->limit = res->limit;
}

2
src/drivers/siemens/nc_fpga/nc_fpga.c
View File

@ -84,7 +84,7 @@ static void init_fan_ctrl (void *base_adr)
(hwilib_get_field(FF_FreezeDis, &freeze_disable, 1) == 1)) {
if (!fan_req)
mask = 1;
else if (fan_req && !freeze_disable)
else if (fan_req && !freeze_disable)
mask = 2;
else
mask = 3;

2
src/lib/ramtest.c
View File

@ -102,7 +102,7 @@ static int ram_bitset_nodie(unsigned long start)
failed = (value2 != value);
failures |= failed;
if (failed && !verbose) {
if (failed && !verbose) {
printk(BIOS_ERR, "0x%08lx wr: 0x%08lx rd: 0x%08lx FAIL\n",
start + addr, value, value2);
}

2
src/mainboard/asus/am1i-a/BiosCallOuts.c
View File

@ -105,7 +105,7 @@ void board_FCH_InitReset(struct sysinfo *cb_NA, FCH_RESET_DATA_BLOCK *FchParams_
/* Read SATA speed setting from CMOS */
enum cb_err ret;
ret = get_option(&FchParams_reset->SataSetMaxGen2, "sata_speed");
if (ret != CB_SUCCESS) {
if (ret != CB_SUCCESS) {
FchParams_reset->SataSetMaxGen2 = 0;
printk(BIOS_DEBUG, "ERROR: cannot read CMOS setting, falling back to default. Error code: %x\n", (int)ret);
}

2
src/northbridge/amd/amdmct/mct_ddr3/mctdqs_d.c
View File

@ -2090,7 +2090,7 @@ static u16 CompareDQSTestPattern_D(struct MCTStatStruc *pMCTstat, struct DCTStat
if (pDCTstat->Direction == DQS_READDIR) {
if (BeatCnt != 0) {
if (((value_r >> j) & 0xff) != ((value_r_test >> j) & 0xff)) {
if (((value_r >> j) & 0xff) != ((value_r_test >> j) & 0xff)) {
MEn1Results &= ~(1 << bytelane);
}
}

2
src/northbridge/amd/amdmct/wrappers/mcti_d.c
View File

@ -130,7 +130,7 @@ u16 mctGet_NVbits(u8 index)
case NV_BYPMAX:
#if !IS_ENABLED(CONFIG_GFXUMA)
val = 4;
#elif IS_ENABLED(CONFIG_GFXUMA)
#elif IS_ENABLED(CONFIG_GFXUMA)
val = 7;
#endif
break;