haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig option
This Kconfig symbol allows doubling the memory's refresh rate, assuming that the MRC actually cares about it. It is disabled by default except on the mainboards which explicitly enabled this setting in `pei_data`. Change-Id: I6318dad0350d1c506c67f9d117d0ae8dad871281 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43122 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
This commit is contained in:
parent
6c8e4dd87b
commit
1be9f5841d
|
@ -57,4 +57,7 @@ config MAINBOARD_SMBIOS_MANUFACTURER
|
|||
string
|
||||
default "GOOGLE"
|
||||
|
||||
config ENABLE_DDR_2X_REFRESH
|
||||
default y
|
||||
|
||||
endif # BOARD_GOOGLE_BASEBOARD_BELTINO
|
||||
|
|
|
@ -45,8 +45,6 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
|
|||
pei_data->spd_addresses[0] = 0xa0;
|
||||
pei_data->spd_addresses[2] = 0xa4;
|
||||
pei_data->ec_present = 0;
|
||||
/* Enable 2x refresh mode */
|
||||
pei_data->ddr_refresh_2x = 1;
|
||||
pei_data->dq_pins_interleaved = 1;
|
||||
pei_data->usb_xhci_on_resume = 1;
|
||||
|
||||
|
|
|
@ -65,4 +65,7 @@ config MAINBOARD_SMBIOS_MANUFACTURER
|
|||
string
|
||||
default "GOOGLE"
|
||||
|
||||
config ENABLE_DDR_2X_REFRESH
|
||||
default y if BOARD_GOOGLE_FALCO
|
||||
|
||||
endif # BOARD_GOOGLE_BASEBOARD_SLIPPY
|
||||
|
|
|
@ -52,8 +52,6 @@ void copy_spd(struct pei_data *peid)
|
|||
|
||||
void variant_romstage_entry(struct pei_data *pei_data)
|
||||
{
|
||||
pei_data->ddr_refresh_2x = 1; /* Enable 2x refresh mode */
|
||||
|
||||
struct usb2_port_setting usb2_ports[MAX_USB2_PORTS] = {
|
||||
/* Length, Enable, OCn#, Location */
|
||||
{ 0x0064, 1, 0, /* P0: Port A, CN8 */
|
||||
|
|
|
@ -29,4 +29,7 @@ config MAINBOARD_PART_NUMBER
|
|||
string
|
||||
default "X10SLM+-F"
|
||||
|
||||
config ENABLE_DDR_2X_REFRESH
|
||||
default y
|
||||
|
||||
endif
|
||||
|
|
|
@ -24,7 +24,6 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
|
|||
pei_data->spd_addresses[2] = 0xa4;
|
||||
pei_data->spd_addresses[3] = 0xa6;
|
||||
pei_data->ec_present = 0;
|
||||
pei_data->ddr_refresh_2x = 1;
|
||||
|
||||
struct usb2_port_setting usb2_ports[MAX_USB2_PORTS] = {
|
||||
/* Length, Enable, OCn#, Location */
|
||||
|
|
|
@ -98,4 +98,12 @@ config RO_REGION_ONLY
|
|||
config INTEL_GMA_BCLV_OFFSET
|
||||
default 0x48254
|
||||
|
||||
config ENABLE_DDR_2X_REFRESH
|
||||
bool "Enable DRAM Refresh 2x support"
|
||||
default n
|
||||
help
|
||||
When enabled, the memory controller will refresh the DRAM twice as often.
|
||||
This probably only happens when the DRAM gets hot, but what MRC exactly
|
||||
does when this setting is enabled has not been investigated.
|
||||
|
||||
endif
|
||||
|
|
|
@ -52,6 +52,7 @@ void mainboard_romstage_entry(void)
|
|||
.gpiobase = DEFAULT_GPIOBASE,
|
||||
.temp_mmio_base = 0xfed08000,
|
||||
.tseg_size = CONFIG_SMM_TSEG_SIZE,
|
||||
.ddr_refresh_2x = CONFIG(ENABLE_DDR_2X_REFRESH),
|
||||
.max_ddr3_freq = 1600,
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue