mb/google/nissa: Configure the external V1p05/Vnn/VnnSx rails for Nivviks
This patch configures external V1p05/Vnn/VnnSx rails for Nivviks to achieve the better power savings. * Enable the external V1p05, Vnn, VnnSx rails in S0i1, S0i2, S0i3, S3, S4, S5 , S0 states. * Set the supported voltage states. * Set the voltage for v1p05 and vnn. * Set the ICC max for v1p05 and vnn. Kit: 646929 - ADL N Platform Design Guide BUG=b:223102016 TEST=Verified all the UPD values are updated with these configs. Signed-off-by: V Sowmya <v.sowmya@intel.com> Change-Id: If8da0dfe3059087526f74042be3c8b7e4a7ece82 Reviewed-on: https://review.coreboot.org/c/coreboot/+/63355 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-by: Kangheui Won <khwon@chromium.org>
This commit is contained in:
parent
bccad8d0a8
commit
1e44a5b0c7
|
@ -35,6 +35,21 @@ chip soc/intel/alderlake
|
||||||
|
|
||||||
register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
|
register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
|
||||||
|
|
||||||
|
# Configure external V1P05/Vnn/VnnSx Rails
|
||||||
|
register "ext_fivr_settings" = "{
|
||||||
|
.configure_ext_fivr = 1,
|
||||||
|
.v1p05_enable_bitmap = FIVR_ENABLE_ALL_SX,
|
||||||
|
.vnn_enable_bitmap = FIVR_ENABLE_ALL_SX,
|
||||||
|
.vnn_sx_enable_bitmap = FIVR_ENABLE_ALL_SX,
|
||||||
|
.v1p05_supported_voltage_bitmap = FIVR_VOLTAGE_NORMAL,
|
||||||
|
.vnn_supported_voltage_bitmap = FIVR_VOLTAGE_MIN_ACTIVE,
|
||||||
|
.v1p05_voltage_mv = 1050,
|
||||||
|
.vnn_voltage_mv = 780,
|
||||||
|
.vnn_sx_voltage_mv = 1050,
|
||||||
|
.v1p05_icc_max_ma = 500,
|
||||||
|
.vnn_icc_max_ma = 500,
|
||||||
|
}"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device ref ipu on
|
device ref ipu on
|
||||||
chip drivers/intel/mipi_camera
|
chip drivers/intel/mipi_camera
|
||||||
|
|
Loading…
Reference in New Issue