GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/volteer: Enable thermal sensor 4 in DPTF for volteer 

Enables the fourth thermal sensor for fan in DPTF for volteer

BRANCH=None
BUG=b:149722146
TEST= On volteer system check
`cat /sys/class/thermal/thermal_zone5/type` for TSR3

Signed-off-by: Deepika Punyamurtula <deepika.punyamurtula@intel.com>
Change-Id: Ie11496828133aa71f1017f759516e2e5d3dff2d7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/42317
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Roy Mingi Park <roy.mingi.park@intel.com>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
This commit is contained in:
Deepika Punyamurtula 2020-06-12 10:49:15 -07:00 committed by Patrick Georgi
parent 103bd5e4bb
commit 1e53a89f63
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
src/mainboard/google/volteer/variants/baseboard/include/baseboard/acpi/dptf.asl
View File

@ -38,6 +38,16 @@
#define DPTF_TSR2_ACTIVE_AC3 42 #define DPTF_TSR2_ACTIVE_AC3 42
#define DPTF_TSR2_ACTIVE_AC4 39 #define DPTF_TSR2_ACTIVE_AC4 39
#define DPTF_TSR3_SENSOR_ID 3
#define DPTF_TSR3_SENSOR_NAME "Thermal Sensor 4"
#define DPTF_TSR3_PASSIVE 65
#define DPTF_TSR3_CRITICAL 75
#define DPTF_TSR3_ACTIVE_AC0 50
#define DPTF_TSR3_ACTIVE_AC1 47
#define DPTF_TSR3_ACTIVE_AC2 45
#define DPTF_TSR3_ACTIVE_AC3 42
#define DPTF_TSR3_ACTIVE_AC4 39
#define DPTF_ENABLE_CHARGER #define DPTF_ENABLE_CHARGER
#define DPTF_ENABLE_FAN_CONTROL #define DPTF_ENABLE_FAN_CONTROL
@ -91,6 +101,10 @@ Name (DART, Package () {
Package () { Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR2, 100, 90, 69, 56, 46, 36, 0, 0, \_SB.DPTF.TFN1, \_SB.DPTF.TSR2, 100, 90, 69, 56, 46, 36, 0, 0,
0, 0, 0 0, 0, 0
},
Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR3, 100, 90, 69, 56, 46, 36, 0, 0,
0, 0, 0
} }
}) })
@ -107,6 +121,9 @@ Name (DTRT, Package () {
/* CPU Throttle Effect on TSR2 sensor */ /* CPU Throttle Effect on TSR2 sensor */
Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR2, 100, 60, 0, 0, 0, 0 }, Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR2, 100, 60, 0, 0, 0, 0 },
/* CPU Throttle Effect on TSR3 sensor */
Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR3, 100, 60, 0, 0, 0, 0 },
}) })
Name (MPPC, Package () Name (MPPC, Package ()