mb/google/rex/var/screebo: Update touchscreen GPIO
Change touchscreen reset_gpio GPP_C01 -> GPP_D07; Change touchscreen enable_gpio GPP_C00 -> GPP_B17. BUG=b:289425753 BRANCH=none TEST=Test success by EE. Change-Id: I7be6a2b4e87126b281f138c819d2a0a5b1af5821 Signed-off-by: Zhongtian Wu <wuzhongtian@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/76429 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kun Liu <liukun11@huaqin.corp-partner.google.com> Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
parent
6466281faf
commit
1f17ba5563
|
@ -81,8 +81,8 @@ static const struct pad_config gpio_table[] = {
|
||||||
PAD_CFG_NF_LOCK(GPP_B15, NONE, NF1, LOCK_CONFIG),
|
PAD_CFG_NF_LOCK(GPP_B15, NONE, NF1, LOCK_CONFIG),
|
||||||
/* GPP_B16 : [] ==> SOC_HDMI_HPD_L */
|
/* GPP_B16 : [] ==> SOC_HDMI_HPD_L */
|
||||||
PAD_CFG_NF(GPP_B16, NONE, DEEP, NF2),
|
PAD_CFG_NF(GPP_B16, NONE, DEEP, NF2),
|
||||||
/* GPP_B17 : net NC. Test pad. */
|
/* GPP_B17 :[] ==> EN_TCHSCR_PWR */
|
||||||
PAD_NC(GPP_B17, NONE),
|
PAD_CFG_GPO(GPP_B17, 0, DEEP),
|
||||||
/* GPP_B18 : [] ==> SOC_I2C_TPM_SDA */
|
/* GPP_B18 : [] ==> SOC_I2C_TPM_SDA */
|
||||||
PAD_CFG_NF_LOCK(GPP_B18, NONE, NF2, LOCK_CONFIG),
|
PAD_CFG_NF_LOCK(GPP_B18, NONE, NF2, LOCK_CONFIG),
|
||||||
/* GPP_B19 : [] ==> SOC_I2C_TPM_SCL */
|
/* GPP_B19 : [] ==> SOC_I2C_TPM_SCL */
|
||||||
|
@ -95,10 +95,10 @@ static const struct pad_config gpio_table[] = {
|
||||||
PAD_CFG_GPO(GPP_B22, 0, DEEP),
|
PAD_CFG_GPO(GPP_B22, 0, DEEP),
|
||||||
/* GPP_B23 : net NC. Test pad. */
|
/* GPP_B23 : net NC. Test pad. */
|
||||||
PAD_NC(GPP_B23, NONE),
|
PAD_NC(GPP_B23, NONE),
|
||||||
/* GPP_C00 : [] ==> EN_TCHSCR_PWR */
|
/* GPP_C00 : net NC. Test pad. */
|
||||||
PAD_CFG_GPO(GPP_C00, 0, DEEP),
|
PAD_NC(GPP_C00, NONE),
|
||||||
/* GPP_C01 : [] ==> SOC_TCHSCR_RST_L */
|
/* GPP_C01 : net NC. Test pad. */
|
||||||
PAD_CFG_GPO(GPP_C01, 0, DEEP),
|
PAD_NC(GPP_C01, NONE),
|
||||||
/* GPP_C02 : SOC_TCHSCR_SPI_INT_STRAP ==> Component NC */
|
/* GPP_C02 : SOC_TCHSCR_SPI_INT_STRAP ==> Component NC */
|
||||||
PAD_NC(GPP_C02, NONE),
|
PAD_NC(GPP_C02, NONE),
|
||||||
/* GPP_C03 : [] ==> SOC_TCP_SMBUS_CLK*/
|
/* GPP_C03 : [] ==> SOC_TCP_SMBUS_CLK*/
|
||||||
|
@ -108,7 +108,7 @@ static const struct pad_config gpio_table[] = {
|
||||||
/* GPP_C05 : [] ==> WWAN_PERST_L_STRAP */
|
/* GPP_C05 : [] ==> WWAN_PERST_L_STRAP */
|
||||||
PAD_NC(GPP_C05, NONE),
|
PAD_NC(GPP_C05, NONE),
|
||||||
/* GPP_C06 : [] ==> SOC_TCHSCR_RPT_EN */
|
/* GPP_C06 : [] ==> SOC_TCHSCR_RPT_EN */
|
||||||
PAD_CFG_GPO(GPP_C06, 1, DEEP),
|
PAD_CFG_GPO(GPP_C06, 0, DEEP),
|
||||||
/* GPP_C07 : [] ==> SOC_TCHSCR_INT */
|
/* GPP_C07 : [] ==> SOC_TCHSCR_INT */
|
||||||
PAD_CFG_GPI_APIC(GPP_C07, NONE, PLTRST, LEVEL, NONE),
|
PAD_CFG_GPI_APIC(GPP_C07, NONE, PLTRST, LEVEL, NONE),
|
||||||
/* GPP_C08 : [] ==> SOCHOT_ODL */
|
/* GPP_C08 : [] ==> SOCHOT_ODL */
|
||||||
|
@ -158,8 +158,8 @@ static const struct pad_config gpio_table[] = {
|
||||||
PAD_CFG_NF_LOCK(GPP_D05, NONE, NF1, LOCK_CONFIG),
|
PAD_CFG_NF_LOCK(GPP_D05, NONE, NF1, LOCK_CONFIG),
|
||||||
/* GPP_D06 : [] ==> UART0_TXD. */
|
/* GPP_D06 : [] ==> UART0_TXD. */
|
||||||
PAD_CFG_NF_LOCK(GPP_D06, NONE, NF1, LOCK_CONFIG),
|
PAD_CFG_NF_LOCK(GPP_D06, NONE, NF1, LOCK_CONFIG),
|
||||||
/* GPP_D07 : net NC. Test pad. */
|
/* GPP_D07 : [] ==> SOC_TCHSCR_RST_L */
|
||||||
PAD_NC(GPP_D07, NONE),
|
PAD_CFG_GPO(GPP_D07, 0, DEEP),
|
||||||
/* GPP_D08 : net NC. Test pad. */
|
/* GPP_D08 : net NC. Test pad. */
|
||||||
PAD_NC(GPP_D08, NONE),
|
PAD_NC(GPP_D08, NONE),
|
||||||
/* GPP_D09 : [] ==> I2S_MCLK_R */
|
/* GPP_D09 : [] ==> I2S_MCLK_R */
|
||||||
|
|
|
@ -377,9 +377,9 @@ chip soc/intel/meteorlake
|
||||||
register "generic.desc" = ""ILITEK Touchscreen""
|
register "generic.desc" = ""ILITEK Touchscreen""
|
||||||
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C07_IRQ)"
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C07_IRQ)"
|
||||||
register "generic.probed" = "1"
|
register "generic.probed" = "1"
|
||||||
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C01)"
|
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D07)"
|
||||||
register "generic.reset_delay_ms" = "200"
|
register "generic.reset_delay_ms" = "200"
|
||||||
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C00)"
|
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_B17)"
|
||||||
register "generic.enable_delay_ms" = "12"
|
register "generic.enable_delay_ms" = "12"
|
||||||
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C06)"
|
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C06)"
|
||||||
register "generic.stop_off_delay_ms" = "2"
|
register "generic.stop_off_delay_ms" = "2"
|
||||||
|
@ -394,10 +394,10 @@ chip soc/intel/meteorlake
|
||||||
register "generic.desc" = ""ELAN Touchscreen""
|
register "generic.desc" = ""ELAN Touchscreen""
|
||||||
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C07_IRQ)"
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C07_IRQ)"
|
||||||
register "generic.probed" = "1"
|
register "generic.probed" = "1"
|
||||||
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C01)"
|
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D07)"
|
||||||
register "generic.reset_delay_ms" = "20"
|
register "generic.reset_delay_ms" = "20"
|
||||||
register "generic.reset_off_delay_ms" = "2"
|
register "generic.reset_off_delay_ms" = "2"
|
||||||
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C00)"
|
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_B17)"
|
||||||
register "generic.enable_delay_ms" = "1"
|
register "generic.enable_delay_ms" = "1"
|
||||||
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C06)"
|
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C06)"
|
||||||
register "generic.stop_off_delay_ms" = "2"
|
register "generic.stop_off_delay_ms" = "2"
|
||||||
|
|
Loading…
Reference in New Issue