GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

lib/hardwaremain: Fix more ACPI/IOAPIC typos 

CB:31139 fixs few ACPI type error. Here is few more typo mistake.

Change-Id: Ieecf0ba8fe09ed5003d5ae766079b8f83cc891b9
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/31152
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Subrata Banik 2019-01-30 15:04:00 +05:30
parent b5b135ccd7
commit 1f83e9d592
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/include/nhlt.h
View File

@ -54,7 +54,7 @@ struct nhlt_format_config;
/* Obtain an nhlt object for adding endpoints. Returns NULL on error. */ /* Obtain an nhlt object for adding endpoints. Returns NULL on error. */
struct nhlt *nhlt_init(void); struct nhlt *nhlt_init(void);
/* Return the size of the NHLT table including APCI header. */ /* Return the size of the NHLT table including ACPI header. */
size_t nhlt_current_size(struct nhlt *nhlt); size_t nhlt_current_size(struct nhlt *nhlt);
/* /*

2
src/mainboard/hp/dl165_g6_fam10/romstage.c
View File

@ -197,7 +197,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
fill_mem_ctrl(sysinfo->nodes, sysinfo->ctrl, spd_addr); fill_mem_ctrl(sysinfo->nodes, sysinfo->ctrl, spd_addr);
enable_smbus(); enable_smbus();
//do we need apci timer, tsc...., only debug need it for better output //do we need ACPI timer, tsc...., only debug need it for better output
/* all ap stopped? */ /* all ap stopped? */
// init_timer(); // Need to use TMICT to synchronize FID/VID // init_timer(); // Need to use TMICT to synchronize FID/VID

2
src/southbridge/broadcom/bcm5785/early_setup.c
View File

@ -166,7 +166,7 @@ static void bcm5785_early_setup(void)
// enable device on bcm5785 at first // enable device on bcm5785 at first
dev = pci_locate_device(PCI_ID(0x1166, 0x0205), 0); dev = pci_locate_device(PCI_ID(0x1166, 0x0205), 0);
dword = pci_read_config32(dev, 0x64); dword = pci_read_config32(dev, 0x64);
dword |= (1 << 15) | (1 << 11) | (1 << 3); // ioapci enable dword |= (1 << 15) | (1 << 11) | (1 << 3); // IOAPIC enable
dword |= 1 << 8; // USB enable dword |= 1 << 8; // USB enable
dword |= /* (1 << 27)|*/ 1 << 14; // IDE enable dword |= /* (1 << 27)|*/ 1 << 14; // IDE enable
pci_write_config32(dev, 0x64, dword); pci_write_config32(dev, 0x64, dword);