armv7: Allow accessing ACTLR (Auxiliary Control Register)
The ACTLR provides implementation defined configuration and control options for the processor. Change-Id: I74df1ed7887eb3f16a1b8297db998ec2f8b18311 Signed-off-by: Hung-Te Lin <hungte@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/65107 Commit-Queue: Gabe Black <gabeblack@chromium.org> Reviewed-on: http://review.coreboot.org/4447 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
parent
e0cfad2b56
commit
20316321fb
|
@ -66,6 +66,20 @@ inline static uint32_t read_mpidr(void)
|
||||||
return value;
|
return value;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/* read Auxiliary Control Register (ACTLR) */
|
||||||
|
inline static uint32_t read_actlr(void)
|
||||||
|
{
|
||||||
|
uint32_t val = 0;
|
||||||
|
asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r"(val));
|
||||||
|
return val;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* write Auxiliary Control Register (ACTLR) */
|
||||||
|
inline static void write_actlr(uint32_t val)
|
||||||
|
{
|
||||||
|
asm volatile ("mcr p15, 0, %0, c1, c0, 1" : : "r" (val));
|
||||||
|
}
|
||||||
|
|
||||||
/* wait for interrupt. */
|
/* wait for interrupt. */
|
||||||
inline static void wfi(void)
|
inline static void wfi(void)
|
||||||
{
|
{
|
||||||
|
|
Loading…
Reference in New Issue