GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/ti/pci7420: Drop dead code 

This code is not even being build-tested. Drop it before it grows moss.

Change-Id: I51a2b71abc7762b550f69f2980dd34f0e4947ab5
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43219
Reviewed-by: Michael Niewöhner
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-07-07 22:13:49 +02:00
parent f29e0ea2a0
commit 2047588de5
2 changed files with 0 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/southbridge/ti/pci7420/cardbus.c
View File

@ -8,10 +8,6 @@
#include "pci7420.h" #include "pci7420.h"
#include "chip.h" #include "chip.h"
#ifdef ODD_IRQ_FIXUP
static int cardbus_count = 0;
#endif
static void pci7420_cardbus_init(struct device *dev) static void pci7420_cardbus_init(struct device *dev)
{ {
u8 reg8; u8 reg8;
@ -47,20 +43,6 @@ static void pci7420_cardbus_init(struct device *dev)
/* Multifunction routing status */ /* Multifunction routing status */
pci_write_config32(dev, MFUNC, 0x018a1b22); pci_write_config32(dev, MFUNC, 0x018a1b22);
#ifdef ODD_IRQ_FIXUP
/* This is a workaround for buggy kernels. This should
* probably be read from the device tree, but as long
* as only one mainboard is using this bridge it does
* not matter.
*
* Basically what we do here is assign INTA to the first
* cardbus controller, and INTB to the second one. We know
* there are only two of them.
*/
pci_write_config8(dev, PCI_INTERRUPT_PIN, cardbus_count);
cardbus_count++;
#endif
} }
static void pci7420_cardbus_read_resources(struct device *dev) static void pci7420_cardbus_read_resources(struct device *dev)

9
src/southbridge/ti/pci7420/firewire.c
View File

@ -11,15 +11,6 @@
static void pci7420_firewire_init(struct device *dev) static void pci7420_firewire_init(struct device *dev)
{ {
printk(BIOS_DEBUG, "TI PCI7420/7620 FireWire init\n"); printk(BIOS_DEBUG, "TI PCI7420/7620 FireWire init\n");
#ifdef ODD_IRQ_FIXUP
/* This is a workaround for buggy kernels. This should
* probably be read from the device tree, but as long
* as only one mainboard is using this bridge it does
* not matter
*/
pci_write_config8(dev, PCI_INTERRUPT_PIN, INTC);
#endif
} }
static struct device_operations ti_pci7420_firewire_ops = { static struct device_operations ti_pci7420_firewire_ops = {