GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/fsp2_0: Move TS_BEFORE_INITRAM 

Exclude FSP-M loading from the timestamps used for
RAM detection and training process.

Change-Id: I859b292f2347c6f0e3e41555ad4fb8d95a139007
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35371
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Kyösti Mälkki 2019-09-11 09:57:14 +03:00 committed by Patrick Georgi
parent cfcf3c584f
commit 216db613a7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/drivers/intel/fsp2_0/memory_init.c
View File

@ -392,8 +392,6 @@ void fsp_memory_init(bool s3wake)
struct memranges memmap; struct memranges memmap;
struct range_entry freeranges[2]; struct range_entry freeranges[2];
timestamp_add_now(TS_BEFORE_INITRAM);
if (CONFIG(ELOG_BOOT_COUNT) && !s3wake) if (CONFIG(ELOG_BOOT_COUNT) && !s3wake)
boot_count_increment(); boot_count_increment();
@ -421,6 +419,8 @@ void fsp_memory_init(bool s3wake)
/* Signal that FSP component has been loaded. */ /* Signal that FSP component has been loaded. */
prog_segment_loaded(hdr.image_base, hdr.image_size, SEG_FINAL); prog_segment_loaded(hdr.image_base, hdr.image_size, SEG_FINAL);
timestamp_add_now(TS_BEFORE_INITRAM);
do_fsp_memory_init(&hdr, s3wake, &memmap); do_fsp_memory_init(&hdr, s3wake, &memmap);
timestamp_add_now(TS_AFTER_INITRAM); timestamp_add_now(TS_AFTER_INITRAM);