AGESA f12 vendorcode: Remove f10, f14 and f15 references
Change-Id: I5a9ff6eae3940d70edaf551a9d37d3d1464fbd31 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21181 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Kyösti Mälkki
parent
e363894d06
commit
21c8c39e2f
|
|
@ -284,37 +284,19 @@
|
|||
/*
|
||||
* Initialize all families to disabled
|
||||
*/
|
||||
#define OPT_F10_TABLE
|
||||
#define OPT_F12_TABLE
|
||||
#define OPT_F14_TABLE
|
||||
#define OPT_F15_TABLE
|
||||
|
||||
#define OPT_F10_ID_TABLE
|
||||
#define OPT_F12_ID_TABLE
|
||||
#define OPT_F14_ID_TABLE
|
||||
#define OPT_F15_ID_TABLE
|
||||
|
||||
|
||||
/*
|
||||
* Install family specific support
|
||||
*/
|
||||
#if (OPTION_FAMILY10H == TRUE)
|
||||
#include "OptionFamily10hInstall.h"
|
||||
#endif
|
||||
|
||||
#if (OPTION_FAMILY12H == TRUE)
|
||||
#include "OptionFamily12hInstall.h"
|
||||
#endif
|
||||
|
||||
#if (OPTION_FAMILY14H == TRUE)
|
||||
#include "OptionFamily14hInstall.h"
|
||||
#endif
|
||||
|
||||
#if (OPTION_FAMILY15H == TRUE)
|
||||
#include "OptionFamily15hInstall.h"
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* Process PCI MMIO mask
|
||||
*/
|
||||
|
|
@ -378,10 +360,7 @@ CONST OPTIONS_CONFIG_TOPOLOGY ROMDATA TopologyConfiguration =
|
|||
*/
|
||||
CONST CPU_SPECIFIC_SERVICES_XLAT ROMDATA CpuSupportedFamiliesArray[] =
|
||||
{
|
||||
OPT_F10_TABLE
|
||||
OPT_F12_TABLE
|
||||
OPT_F14_TABLE
|
||||
OPT_F15_TABLE
|
||||
};
|
||||
|
||||
CONST CPU_FAMILY_SUPPORT_TABLE ROMDATA CpuSupportedFamiliesTable =
|
||||
|
|
@ -393,10 +372,7 @@ CONST CPU_FAMILY_SUPPORT_TABLE ROMDATA CpuSupportedFamiliesTable =
|
|||
|
||||
CONST CPU_LOGICAL_ID_FAMILY_XLAT ROMDATA CpuSupportedFamilyIdArray[] =
|
||||
{
|
||||
OPT_F10_ID_TABLE
|
||||
OPT_F12_ID_TABLE
|
||||
OPT_F14_ID_TABLE
|
||||
OPT_F15_ID_TABLE
|
||||
};
|
||||
|
||||
CONST CPU_FAMILY_ID_XLAT_TABLE ROMDATA CpuSupportedFamilyIdTable =
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
|
|
@ -1,687 +0,0 @@
|
|||
/* $NoKeywords:$ */
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* Install of family 14h support
|
||||
*
|
||||
* This file generates the default tables for family 14h processors.
|
||||
*
|
||||
* @xrefitem bom "File Content Label" "Release Content"
|
||||
* @e project: AGESA
|
||||
* @e sub-project: Core
|
||||
* @e \$Revision: 49967 $ @e \$Date: 2011-03-31 11:15:12 +0800 (Thu, 31 Mar 2011) $
|
||||
*/
|
||||
/*****************************************************************************
|
||||
*
|
||||
* Copyright (c) 2011, Advanced Micro Devices, Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are met:
|
||||
* * Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* * Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
|
||||
* its contributors may be used to endorse or promote products derived
|
||||
* from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||||
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
|
||||
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
||||
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
||||
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
||||
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
||||
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
***************************************************************************/
|
||||
|
||||
#ifndef _OPTION_FAMILY_14H_INSTALL_H_
|
||||
#define _OPTION_FAMILY_14H_INSTALL_H_
|
||||
|
||||
|
||||
#include "OptionFamily14hEarlySample.h"
|
||||
|
||||
/*
|
||||
* Common Family 14h routines
|
||||
*/
|
||||
extern F_CPU_DISABLE_PSTATE F14DisablePstate;
|
||||
extern F_CPU_TRANSITION_PSTATE F14TransitionPstate;
|
||||
extern F_CPU_GET_TSC_RATE F14GetTscRate;
|
||||
extern F_CPU_GET_NB_FREQ F14GetCurrentNbFrequency;
|
||||
extern F_CPU_GET_NB_PSTATE_INFO F14GetNbPstateInfo;
|
||||
extern F_CPU_IS_NBCOF_INIT_NEEDED F14GetNbCofVidUpdate;
|
||||
extern F_CPU_AP_INITIAL_LAUNCH F14LaunchApCore;
|
||||
extern F_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE F14GetApMailboxFromHardware;
|
||||
extern F_CPU_GET_AP_CORE_NUMBER F14GetApCoreNumber;
|
||||
extern F_CORE_ID_POSITION_IN_INITIAL_APIC_ID F14CpuAmdCoreIdPositionInInitialApicId;
|
||||
extern F_CPU_SET_WARM_RESET_FLAG F14SetAgesaWarmResetFlag;
|
||||
extern F_CPU_GET_WARM_RESET_FLAG F14GetAgesaWarmResetFlag;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14BrandIdString1;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14BrandIdString2;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14CacheInfo;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14WheaInitData;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetEmptyArray;
|
||||
extern F_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO F14GetPlatformTypeSpecificInfo;
|
||||
extern F_CPU_GET_IDD_MAX F14GetProcIddMax;
|
||||
extern CONST REGISTER_TABLE ROMDATA F14PciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F14PerCorePciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F14MsrRegisterTable;
|
||||
extern F_CPU_NUMBER_OF_PHYSICAL_CORES F14GetNumberOfPhysicalCores;
|
||||
extern F_IS_NB_PSTATE_ENABLED F14IsNbPstateEnabled;
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
extern CONST REGISTER_TABLE ROMDATA F14EarlySampleMsrRegisterTable;
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* Install family 14h model 0 support
|
||||
*/
|
||||
#ifdef OPTION_FAMILY14H_ON
|
||||
#if OPTION_FAMILY14H_ON == TRUE
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14OnMicroCodePatchesStruct;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14OnMicrocodeEquivalenceTable;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF14OnSysPmTable;
|
||||
extern F_GET_EARLY_INIT_TABLE GetF14OnEarlyInitOnCoreTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F14OnMsrRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F14OnPciRegisterTable;
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST REGISTER_TABLE ROMDATA *F14OnRegisterTables[] =
|
||||
{
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F14PciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F14PerCorePciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_MSR == TRUE
|
||||
&F14MsrRegisterTable,
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
&F14EarlySampleMsrRegisterTable,
|
||||
#endif
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_PCI == TRUE
|
||||
&F14OnPciRegisterTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_MSR == TRUE
|
||||
&F14OnMsrRegisterTable,
|
||||
#endif
|
||||
// the end.
|
||||
NULL
|
||||
};
|
||||
#endif
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST TABLE_ENTRY_TYPE_DESCRIPTOR ROMDATA F14OnTableEntryTypeDescriptors[] =
|
||||
{
|
||||
{MsrRegister, SetRegisterForMsrEntry},
|
||||
{PciRegister, SetRegisterForPciEntry},
|
||||
{FamSpecificWorkaround, SetRegisterForFamSpecificWorkaroundEntry},
|
||||
// End
|
||||
{TableEntryTypeMax, (PF_DO_TABLE_ENTRY)CommonVoid}
|
||||
};
|
||||
#endif
|
||||
|
||||
CONST CPU_SPECIFIC_SERVICES ROMDATA cpuF14OnServices =
|
||||
{
|
||||
0,
|
||||
#if DISABLE_PSTATE == TRUE
|
||||
F14DisablePstate,
|
||||
#else
|
||||
(PF_CPU_DISABLE_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if TRANSITION_PSTATE == TRUE
|
||||
F14TransitionPstate,
|
||||
#else
|
||||
(PF_CPU_TRANSITION_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if PROC_IDD_MAX == TRUE
|
||||
F14GetProcIddMax,
|
||||
#else
|
||||
(PF_CPU_GET_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if GET_TSC_RATE == TRUE
|
||||
F14GetTscRate,
|
||||
#else
|
||||
(PF_CPU_GET_TSC_RATE) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F14GetCurrentNbFrequency,
|
||||
#else
|
||||
(PF_CPU_GET_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F14GetNbPstateInfo,
|
||||
#else
|
||||
(PF_CPU_GET_NB_PSTATE_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NBCOF_INIT_NEEDED == TRUE
|
||||
F14GetNbCofVidUpdate,
|
||||
#else
|
||||
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if AP_INITIAL_LAUNCH == TRUE
|
||||
F14LaunchApCore,
|
||||
#else
|
||||
(PF_CPU_AP_INITIAL_LAUNCH) CommonAssert,
|
||||
#endif
|
||||
#if (BRAND_STRING1 == TRUE) || (BRAND_STRING2 == TRUE)
|
||||
F14GetNumberOfPhysicalCores,
|
||||
#else
|
||||
(PF_CPU_NUMBER_OF_PHYSICAL_CORES) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_MAILBOX_FROM_HW == TRUE
|
||||
F14GetApMailboxFromHardware,
|
||||
#else
|
||||
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
|
||||
#endif
|
||||
#if SET_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_CORE_NUMBER == TRUE
|
||||
F14GetApCoreNumber,
|
||||
#else
|
||||
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if TRANSFER_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if ID_POSITION_INITIAL_APICID == TRUE
|
||||
F14CpuAmdCoreIdPositionInInitialApicId,
|
||||
#else
|
||||
(PF_CORE_ID_POSITION_IN_INITIAL_APIC_ID) CommonAssert,
|
||||
#endif
|
||||
#if SAVE_FEATURES == TRUE
|
||||
(PF_CPU_SAVE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SAVE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if WRITE_FEATURES == TRUE
|
||||
(PF_CPU_WRITE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_WRITE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if SET_WARM_RESET_FLAG == TRUE
|
||||
F14SetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_SET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if GET_WARM_RESET_FLAG == TRUE
|
||||
F14GetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_GET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING1 == TRUE
|
||||
GetF14BrandIdString1,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING2 == TRUE
|
||||
GetF14BrandIdString2,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES == TRUE
|
||||
GetF14OnMicroCodePatchesStruct,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES_EQUIVALENCE_TABLE == TRUE
|
||||
GetF14OnMicrocodeEquivalenceTable,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_CACHE_INFO == TRUE
|
||||
GetF14CacheInfo,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_SYSTEM_PM_TABLE == TRUE
|
||||
GetF14OnSysPmTable,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_WHEA_INIT == TRUE
|
||||
GetF14WheaInitData,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PLATFORM_TYPE_SPECIFIC_INFO == TRUE
|
||||
F14GetPlatformTypeSpecificInfo,
|
||||
#else
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NB_PSTATE_ENABLED == TRUE
|
||||
F14IsNbPstateEnabled,
|
||||
#else
|
||||
(PF_IS_NB_PSTATE_ENABLED) CommonAssert,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonReturnFalse,
|
||||
#else
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonReturnFalse,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
(PF_SET_HT_PHY_REGISTER) CommonVoid,
|
||||
#else
|
||||
(PF_SET_HT_PHY_REGISTER) CommonAssert,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonReturnFalse,
|
||||
#else
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonReturnFalse,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(REGISTER_TABLE **) F14OnRegisterTables,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(TABLE_ENTRY_TYPE_DESCRIPTOR *) F14OnTableEntryTypeDescriptors,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_HT_PCI == TRUE
|
||||
NULL,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
NULL,
|
||||
InitCacheDisabled,
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
GetF14OnEarlyInitOnCoreTable
|
||||
#else
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#endif
|
||||
};
|
||||
|
||||
#define ON_SOCKETS 1
|
||||
#define ON_MODULES 1
|
||||
#define ON_RECOVERY_SOCKETS 1
|
||||
#define ON_RECOVERY_MODULES 1
|
||||
extern F_CPU_GET_SUBFAMILY_ID_ARRAY GetF14OnLogicalIdAndRev;
|
||||
#define OPT_F14_ON_ID (PF_CPU_GET_SUBFAMILY_ID_ARRAY) GetF14OnLogicalIdAndRev,
|
||||
#ifndef ADVCFG_PLATFORM_SOCKETS
|
||||
#define ADVCFG_PLATFORM_SOCKETS ON_SOCKETS
|
||||
#else
|
||||
#if ADVCFG_PLATFORM_SOCKETS < ON_SOCKETS
|
||||
#undef ADVCFG_PLATFORM_SOCKETS
|
||||
#define ADVCFG_PLATFORM_SOCKETS ON_SOCKETS
|
||||
#endif
|
||||
#endif
|
||||
#ifndef ADVCFG_PLATFORM_MODULES
|
||||
#define ADVCFG_PLATFORM_MODULES ON_MODULES
|
||||
#else
|
||||
#if ADVCFG_PLATFORM_MODULES < ON_MODULES
|
||||
#undef ADVCFG_PLATFORM_MODULES
|
||||
#define ADVCFG_PLATFORM_MODULES ON_MODULES
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#if GET_PATCHES == TRUE
|
||||
#define F14_ON_UCODE_0B
|
||||
#define F14_ON_UCODE_1A
|
||||
#define F14_ON_UCODE_25
|
||||
|
||||
// If a patch is required for recovery mode to function properly, add a
|
||||
// conditional for AGESA_ENTRY_INIT_RECOVERY, and pull it in.
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch0500000B;
|
||||
#undef F14_ON_UCODE_0B
|
||||
#define F14_ON_UCODE_0B &CpuF14MicrocodePatch0500000B,
|
||||
|
||||
extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch0500001A;
|
||||
#undef F14_ON_UCODE_1A
|
||||
#define F14_ON_UCODE_1A &CpuF14MicrocodePatch0500001A,
|
||||
#endif
|
||||
extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000025;
|
||||
#undef F14_ON_UCODE_25
|
||||
#define F14_ON_UCODE_25 &CpuF14MicrocodePatch05000025,
|
||||
#endif
|
||||
|
||||
CONST MICROCODE_PATCHES ROMDATA *CpuF14OnMicroCodePatchArray[] =
|
||||
{
|
||||
F14_ON_UCODE_0B
|
||||
F14_ON_UCODE_1A
|
||||
F14_ON_UCODE_25
|
||||
NULL
|
||||
};
|
||||
|
||||
CONST UINT8 ROMDATA CpuF14OnNumberOfMicrocodePatches = (UINT8) ((sizeof (CpuF14OnMicroCodePatchArray) / sizeof (CpuF14OnMicroCodePatchArray[0])) - 1);
|
||||
#endif
|
||||
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
extern F_F14_ON_ES_GET_EARLY_INIT_TABLE GetF14OnEarlySampleEarlyInitTable;
|
||||
extern F_F14_ON_ES_NB_PSTATE_INIT F14OnNbPstateInitEarlySampleHook;
|
||||
extern F_F14_ON_ES_POWER_PLANE_INIT F14OnPowerPlaneInitEarlySampleHook;
|
||||
|
||||
CONST F14_ON_ES_CORE_SUPPORT ROMDATA F14OnEarlySampleCoreSupport =
|
||||
{
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
GetF14OnEarlySampleEarlyInitTable,
|
||||
F14OnPowerPlaneInitEarlySampleHook,
|
||||
#else
|
||||
(PF_F14_ON_ES_GET_EARLY_INIT_TABLE) CommonAssert,
|
||||
(PF_F14_ON_ES_POWER_PLANE_INIT) CommonAssert,
|
||||
#endif
|
||||
#if (AGESA_ENTRY_INIT_POST == TRUE) || (AGESA_ENTRY_INIT_RESUME == TRUE) || (AGESA_ENTRY_INIT_RECOVERY == TRUE)
|
||||
F14OnNbPstateInitEarlySampleHook
|
||||
#else
|
||||
(PF_F14_ON_ES_NB_PSTATE_INIT) CommonAssert
|
||||
#endif
|
||||
};
|
||||
#else
|
||||
CONST F14_ON_ES_CORE_SUPPORT ROMDATA F14OnEarlySampleCoreSupport =
|
||||
{
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
(PF_F14_ON_ES_GET_EARLY_INIT_TABLE) CommonVoid,
|
||||
(PF_F14_ON_ES_POWER_PLANE_INIT) CommonVoid,
|
||||
#else
|
||||
(PF_F14_ON_ES_GET_EARLY_INIT_TABLE) CommonAssert,
|
||||
(PF_F14_ON_ES_POWER_PLANE_INIT) CommonAssert,
|
||||
#endif
|
||||
#if (AGESA_ENTRY_INIT_POST == TRUE) || (AGESA_ENTRY_INIT_RESUME == TRUE) || (AGESA_ENTRY_INIT_RECOVERY == TRUE)
|
||||
(PF_F14_ON_ES_NB_PSTATE_INIT) CommonVoid
|
||||
#else
|
||||
(PF_F14_ON_ES_NB_PSTATE_INIT) CommonAssert
|
||||
#endif
|
||||
};
|
||||
#endif
|
||||
|
||||
#define OPT_F14_ON_CPU {AMD_FAMILY_14_ON, &cpuF14OnServices},
|
||||
#else // OPTION_FAMILY14H_ON == TRUE
|
||||
#define OPT_F14_ON_CPU
|
||||
#define OPT_F14_ON_ID
|
||||
#endif // OPTION_FAMILY14H_ON == TRUE
|
||||
#else // defined (OPTION_FAMILY14H_ON)
|
||||
#define OPT_F14_ON_CPU
|
||||
#define OPT_F14_ON_ID
|
||||
#endif // defined (OPTION_FAMILY14H_ON)
|
||||
|
||||
/*
|
||||
* Install unknown family 14h support
|
||||
*/
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST REGISTER_TABLE ROMDATA *F14UnknownRegisterTables[] =
|
||||
{
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F14PciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F14PerCorePciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_MSR == TRUE
|
||||
&F14MsrRegisterTable,
|
||||
#endif
|
||||
// the end.
|
||||
NULL
|
||||
};
|
||||
#endif
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST TABLE_ENTRY_TYPE_DESCRIPTOR ROMDATA F14UnknownTableEntryTypeDescriptors[] =
|
||||
{
|
||||
{MsrRegister, SetRegisterForMsrEntry},
|
||||
{PciRegister, SetRegisterForPciEntry},
|
||||
{FamSpecificWorkaround, SetRegisterForFamSpecificWorkaroundEntry},
|
||||
// End
|
||||
{TableEntryTypeMax, (PF_DO_TABLE_ENTRY)CommonVoid}
|
||||
};
|
||||
#endif
|
||||
|
||||
CONST CPU_SPECIFIC_SERVICES ROMDATA cpuF14UnknownServices =
|
||||
{
|
||||
0,
|
||||
#if DISABLE_PSTATE == TRUE
|
||||
F14DisablePstate,
|
||||
#else
|
||||
(PF_CPU_DISABLE_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if TRANSITION_PSTATE == TRUE
|
||||
F14TransitionPstate,
|
||||
#else
|
||||
(PF_CPU_TRANSITION_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if PROC_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_IDD_MAX) F14GetProcIddMax,
|
||||
#else
|
||||
(PF_CPU_GET_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if GET_TSC_RATE == TRUE
|
||||
F14GetTscRate,
|
||||
#else
|
||||
(PF_CPU_GET_TSC_RATE) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F14GetCurrentNbFrequency,
|
||||
#else
|
||||
(PF_CPU_GET_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F14GetNbPstateInfo,
|
||||
#else
|
||||
(PF_CPU_GET_NB_PSTATE_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NBCOF_INIT_NEEDED == TRUE
|
||||
F14GetNbCofVidUpdate,
|
||||
#else
|
||||
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if AP_INITIAL_LAUNCH == TRUE
|
||||
F14LaunchApCore,
|
||||
#else
|
||||
(PF_CPU_AP_INITIAL_LAUNCH) CommonAssert,
|
||||
#endif
|
||||
#if (BRAND_STRING1 == TRUE) || (BRAND_STRING2 == TRUE)
|
||||
F14GetNumberOfPhysicalCores,
|
||||
#else
|
||||
(PF_CPU_NUMBER_OF_PHYSICAL_CORES) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_MAILBOX_FROM_HW == TRUE
|
||||
F14GetApMailboxFromHardware,
|
||||
#else
|
||||
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
|
||||
#endif
|
||||
#if SET_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_CORE_NUMBER == TRUE
|
||||
F14GetApCoreNumber,
|
||||
#else
|
||||
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if TRANSFER_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if ID_POSITION_INITIAL_APICID == TRUE
|
||||
F14CpuAmdCoreIdPositionInInitialApicId,
|
||||
#else
|
||||
(PF_CORE_ID_POSITION_IN_INITIAL_APIC_ID) CommonAssert,
|
||||
#endif
|
||||
#if SAVE_FEATURES == TRUE
|
||||
(PF_CPU_SAVE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SAVE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if WRITE_FEATURES == TRUE
|
||||
(PF_CPU_WRITE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_WRITE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if SET_WARM_RESET_FLAG == TRUE
|
||||
F14SetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_SET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if GET_WARM_RESET_FLAG == TRUE
|
||||
F14GetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_GET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING1 == TRUE
|
||||
GetF14BrandIdString1,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING2 == TRUE
|
||||
GetF14BrandIdString2,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES == TRUE
|
||||
GetEmptyArray,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES_EQUIVALENCE_TABLE == TRUE
|
||||
GetEmptyArray,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_CACHE_INFO == TRUE
|
||||
GetF14CacheInfo,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_SYSTEM_PM_TABLE == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_WHEA_INIT == TRUE
|
||||
GetF14WheaInitData,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PLATFORM_TYPE_SPECIFIC_INFO == TRUE
|
||||
F14GetPlatformTypeSpecificInfo,
|
||||
#else
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NB_PSTATE_ENABLED == TRUE
|
||||
F14IsNbPstateEnabled,
|
||||
#else
|
||||
(PF_IS_NB_PSTATE_ENABLED) CommonAssert,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonReturnFalse,
|
||||
#else
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonVoid,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
(PF_SET_HT_PHY_REGISTER) CommonVoid,
|
||||
#else
|
||||
(PF_SET_HT_PHY_REGISTER) CommonVoid,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonReturnFalse,
|
||||
#else
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonReturnFalse,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(REGISTER_TABLE **) F14UnknownRegisterTables,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(TABLE_ENTRY_TYPE_DESCRIPTOR *) F14UnknownTableEntryTypeDescriptors,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_HT_PCI == TRUE
|
||||
NULL,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
NULL,
|
||||
InitCacheDisabled,
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#else
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#endif
|
||||
};
|
||||
// End - unknown family 14h support
|
||||
|
||||
// Family 14h maximum base address is 40 bits. Limit BLDCFG to 40 bits, if appropriate.
|
||||
#if (FAMILY_MMIO_BASE_MASK < 0xFFFFFF0000000000ull)
|
||||
#undef FAMILY_MMIO_BASE_MASK
|
||||
#define FAMILY_MMIO_BASE_MASK (0xFFFFFF0000000000ull)
|
||||
#endif
|
||||
|
||||
#undef OPT_F14_ID_TABLE
|
||||
#define OPT_F14_ID_TABLE {0x14ul, {AMD_FAMILY_14, AMD_F14_UNKNOWN}, F14LogicalIdTable, (sizeof (F14LogicalIdTable) / sizeof (F14LogicalIdTable[0]))},
|
||||
#define OPT_F14_UNKNOWN_CPU {AMD_FAMILY_14, &cpuF14UnknownServices},
|
||||
|
||||
#undef OPT_F14_TABLE
|
||||
#define OPT_F14_TABLE OPT_F14_ON_CPU OPT_F14_UNKNOWN_CPU
|
||||
|
||||
#if OPTION_FT1_SOCKET_SUPPORT == TRUE
|
||||
extern CONST CPU_BRAND_TABLE ROMDATA F14OnBrandIdString1ArrayFt1;
|
||||
extern CONST CPU_BRAND_TABLE ROMDATA F14OnBrandIdString2ArrayFt1;
|
||||
#define F14_FT1_BRANDSTRING1 &F14OnBrandIdString1ArrayFt1,
|
||||
#define F14_FT1_BRANDSTRING2 &F14OnBrandIdString2ArrayFt1,
|
||||
#else
|
||||
#define F14_FT1_BRANDSTRING1
|
||||
#define F14_FT1_BRANDSTRING2
|
||||
#endif
|
||||
|
||||
#if BRAND_STRING1 == TRUE
|
||||
CONST CPU_BRAND_TABLE ROMDATA *F14BrandIdString1Tables[] =
|
||||
{
|
||||
F14_FT1_BRANDSTRING1
|
||||
};
|
||||
|
||||
CONST UINT8 F14BrandIdString1TableCount = (sizeof (F14BrandIdString1Tables) / sizeof (F14BrandIdString1Tables[0]));
|
||||
#endif
|
||||
|
||||
#if BRAND_STRING2 == TRUE
|
||||
CONST CPU_BRAND_TABLE ROMDATA *F14BrandIdString2Tables[] =
|
||||
{
|
||||
F14_FT1_BRANDSTRING2
|
||||
};
|
||||
|
||||
CONST UINT8 F14BrandIdString2TableCount = (sizeof (F14BrandIdString2Tables) / sizeof (F14BrandIdString2Tables[0]));
|
||||
#endif
|
||||
|
||||
CONST PF_CPU_GET_SUBFAMILY_ID_ARRAY ROMDATA F14LogicalIdTable[] =
|
||||
{
|
||||
OPT_F14_ON_ID
|
||||
};
|
||||
|
||||
#endif // _OPTION_FAMILY_14H_INSTALL_H_
|
||||
|
|
@ -1,770 +0,0 @@
|
|||
/* $NoKeywords:$ */
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* Install of family 15h support
|
||||
*
|
||||
* This file generates the defaults tables for family 15h processors.
|
||||
*
|
||||
* @xrefitem bom "File Content Label" "Release Content"
|
||||
* @e project: AGESA
|
||||
* @e sub-project: Core
|
||||
* @e \$Revision: 50117 $ @e \$Date: 2011-04-02 14:36:40 +0800 (Sat, 02 Apr 2011) $
|
||||
*/
|
||||
/*****************************************************************************
|
||||
*
|
||||
* Copyright (c) 2011, Advanced Micro Devices, Inc.
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are met:
|
||||
* * Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* * Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
|
||||
* its contributors may be used to endorse or promote products derived
|
||||
* from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||||
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
|
||||
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
||||
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
||||
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
||||
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
||||
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
***************************************************************************/
|
||||
|
||||
#ifndef _OPTION_FAMILY_15H_INSTALL_H_
|
||||
#define _OPTION_FAMILY_15H_INSTALL_H_
|
||||
|
||||
/*
|
||||
* Pull in family specific services based on entry point
|
||||
*/
|
||||
|
||||
/*
|
||||
* Common Family 15h routines
|
||||
*/
|
||||
extern F_IS_NB_PSTATE_ENABLED F15IsNbPstateEnabled;
|
||||
|
||||
/*
|
||||
* Install family 15h model 0 support
|
||||
*/
|
||||
#ifdef OPTION_FAMILY15H_OR
|
||||
#if OPTION_FAMILY15H_OR == TRUE
|
||||
extern F_CPU_GET_IDD_MAX F15OrGetProcIddMax;
|
||||
extern F_CPU_GET_NB_PSTATE_INFO F15OrGetNbPstateInfo;
|
||||
extern F_CPU_IS_NBCOF_INIT_NEEDED F15CommonGetNbCofVidUpdate;
|
||||
extern F_CPU_DISABLE_PSTATE F15DisablePstate;
|
||||
extern F_CPU_TRANSITION_PSTATE F15TransitionPstate;
|
||||
extern F_CPU_GET_TSC_RATE F15GetTscRate;
|
||||
extern F_CPU_GET_NB_FREQ F15OrGetCurrentNbFrequency;
|
||||
extern F_CPU_GET_MIN_MAX_NB_FREQ F15OrGetMinMaxNbFrequency;
|
||||
extern F_CPU_AP_INITIAL_LAUNCH F15LaunchApCore;
|
||||
extern F_CPU_NUMBER_OF_PHYSICAL_CORES F15OrGetNumberOfPhysicalCores;
|
||||
extern F_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE F15OrGetApMailboxFromHardware;
|
||||
extern F_CPU_SET_AP_CORE_NUMBER F15OrSetApCoreNumber;
|
||||
extern F_CPU_GET_AP_CORE_NUMBER F15OrGetApCoreNumber;
|
||||
extern F_CPU_TRANSFER_AP_CORE_NUMBER F15OrTransferApCoreNumber;
|
||||
extern F_CORE_ID_POSITION_IN_INITIAL_APIC_ID F15CpuAmdCoreIdPositionInInitialApicId;
|
||||
extern F_CPU_SET_WARM_RESET_FLAG F15SetAgesaWarmResetFlag;
|
||||
extern F_CPU_GET_WARM_RESET_FLAG F15GetAgesaWarmResetFlag;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF15CacheInfo;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF15OrSysPmTable;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF15WheaInitData;
|
||||
extern F_CPU_SET_CFOH_REG SetF15OrCacheFlushOnHaltRegister;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetEmptyArray;
|
||||
extern F_NEXT_LINK_HAS_HTFPY_FEATS F15NextLinkHasHtPhyFeats;
|
||||
extern F_SET_HT_PHY_REGISTER F15SetHtPhyRegister;
|
||||
extern F_GET_NEXT_HT_LINK_FEATURES F15GetNextHtLinkFeatures;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF15OrMicroCodePatchesStruct;
|
||||
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF15OrMicrocodeEquivalenceTable;
|
||||
extern F_GET_EARLY_INIT_TABLE GetF15OrEarlyInitOnCoreTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrPciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrMsrRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrSharedMsrRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrSharedMsrCuRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrSharedMsrWorkaroundTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrHtPhyRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15PciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15MsrRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrMultiLinkPciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrSingleLinkPciRegisterTable;
|
||||
extern CONST REGISTER_TABLE ROMDATA F15OrWorkaroundsTable;
|
||||
extern CONST PACKAGE_HTLINK_MAP_ITEM ROMDATA HtFam15PackageLinkMap[];
|
||||
|
||||
/**
|
||||
* Core Pair and core pair primary determination table.
|
||||
*
|
||||
* The two fields from the core pair hardware register can be used to determine whether
|
||||
* even number cores are primary or all cores are primary. It can be extended if it is
|
||||
* decided to have other configs as well. The other logically possible value sets are BitMapMapping,
|
||||
* but they are currently not supported by the processor.
|
||||
*/
|
||||
CONST CORE_PAIR_MAP ROMDATA HtFam15CorePairMapping[] =
|
||||
{
|
||||
{1, 1, EvenCoresMapping}, ///< 1 Compute Unit with 2 cores
|
||||
{3, 3, EvenCoresMapping}, ///< 2 Compute Units both with 2 Cores
|
||||
{7, 7, EvenCoresMapping}, ///< 3 Compute Units all with 2 Cores
|
||||
{0xF, 0xF, EvenCoresMapping}, ///< 4 Compute Units all with 2 Cores
|
||||
{1, 0, AllCoresMapping}, ///< 1 Compute Unit with 1 core
|
||||
{3, 0, AllCoresMapping}, ///< 2 Compute Units both with 1 Core
|
||||
{7, 0, AllCoresMapping}, ///< 3 Compute Units all with 1 Core
|
||||
{0xF, 0, AllCoresMapping}, ///< 4 Compute Units all with 1 Core
|
||||
{HT_LIST_TERMINAL, HT_LIST_TERMINAL, MaxComputeUnitMapping} ///< End
|
||||
};
|
||||
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST REGISTER_TABLE ROMDATA *F15OrRegisterTables[] =
|
||||
{
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F15PciRegisterTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_PCI == TRUE
|
||||
&F15OrMultiLinkPciRegisterTable,
|
||||
&F15OrSingleLinkPciRegisterTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_PCI == TRUE
|
||||
&F15OrPciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_MSR == TRUE
|
||||
&F15MsrRegisterTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_MSR == TRUE
|
||||
&F15OrMsrRegisterTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_MSR == TRUE
|
||||
&F15OrSharedMsrRegisterTable,
|
||||
&F15OrSharedMsrCuRegisterTable,
|
||||
&F15OrSharedMsrWorkaroundTable,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_HT_PCI == TRUE
|
||||
&F15OrHtPhyRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_WORKAROUNDS == TRUE
|
||||
&F15OrWorkaroundsTable,
|
||||
#endif
|
||||
// the end.
|
||||
NULL
|
||||
};
|
||||
#endif
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST TABLE_ENTRY_TYPE_DESCRIPTOR ROMDATA F15OrTableEntryTypeDescriptors[] =
|
||||
{
|
||||
{MsrRegister, SetRegisterForMsrEntry},
|
||||
{PciRegister, SetRegisterForPciEntry},
|
||||
{FamSpecificWorkaround, SetRegisterForFamSpecificWorkaroundEntry},
|
||||
{HtPhyRegister, SetRegisterForHtPhyEntry},
|
||||
{HtPhyRangeRegister, SetRegisterForHtPhyRangeEntry},
|
||||
{DeemphasisRegister, SetRegisterForDeemphasisEntry},
|
||||
{HtPhyFreqRegister, SetRegisterForHtPhyFreqEntry},
|
||||
{ProfileFixup, SetRegisterForPerformanceProfileEntry},
|
||||
{HtHostPciRegister, SetRegisterForHtHostEntry},
|
||||
{HtHostPerfPciRegister, SetRegisterForHtHostPerfEntry},
|
||||
{HtTokenPciRegister, SetRegisterForHtLinkTokenEntry},
|
||||
{CoreCountsPciRegister, SetRegisterForCoreCountsPerformanceEntry},
|
||||
{ProcCountsPciRegister, SetRegisterForProcessorCountsEntry},
|
||||
{CompUnitCountsPciRegister, SetRegisterForComputeUnitCountsEntry},
|
||||
{TokenPciRegister, SetRegisterForTokenPciEntry},
|
||||
{HtFeatPciRegister, SetRegisterForHtFeaturePciEntry},
|
||||
{HtLinkPciRegister, SetRegisterForHtLinkPciEntry},
|
||||
{CompUnitCountsMsr, SetMsrForComputeUnitCountsEntry},
|
||||
// End
|
||||
{TableEntryTypeMax, (PF_DO_TABLE_ENTRY)CommonVoid}
|
||||
};
|
||||
#endif
|
||||
|
||||
CONST CPU_SPECIFIC_SERVICES ROMDATA cpuF15OrServices =
|
||||
{
|
||||
0,
|
||||
#if DISABLE_PSTATE == TRUE
|
||||
F15DisablePstate,
|
||||
#else
|
||||
(PF_CPU_DISABLE_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if TRANSITION_PSTATE == TRUE
|
||||
F15TransitionPstate,
|
||||
#else
|
||||
(PF_CPU_TRANSITION_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if PROC_IDD_MAX == TRUE
|
||||
F15OrGetProcIddMax,
|
||||
#else
|
||||
(PF_CPU_GET_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if GET_TSC_RATE == TRUE
|
||||
F15GetTscRate,
|
||||
#else
|
||||
(PF_CPU_GET_TSC_RATE) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F15OrGetCurrentNbFrequency,
|
||||
#else
|
||||
(PF_CPU_GET_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F15OrGetMinMaxNbFrequency,
|
||||
#else
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
F15OrGetNbPstateInfo,
|
||||
#else
|
||||
(PF_CPU_GET_NB_PSTATE_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NBCOF_INIT_NEEDED == TRUE
|
||||
F15CommonGetNbCofVidUpdate,
|
||||
#else
|
||||
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if AP_INITIAL_LAUNCH == TRUE
|
||||
F15LaunchApCore,
|
||||
#else
|
||||
(PF_CPU_AP_INITIAL_LAUNCH) CommonAssert,
|
||||
#endif
|
||||
#if (BRAND_STRING1 == TRUE) || (BRAND_STRING2 == TRUE)
|
||||
F15OrGetNumberOfPhysicalCores,
|
||||
#else
|
||||
(PF_CPU_NUMBER_OF_PHYSICAL_CORES) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_MAILBOX_FROM_HW == TRUE
|
||||
F15OrGetApMailboxFromHardware,
|
||||
#else
|
||||
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
|
||||
#endif
|
||||
#if SET_AP_CORE_NUMBER == TRUE
|
||||
F15OrSetApCoreNumber,
|
||||
#else
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_CORE_NUMBER == TRUE
|
||||
F15OrGetApCoreNumber,
|
||||
#else
|
||||
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if TRANSFER_AP_CORE_NUMBER == TRUE
|
||||
F15OrTransferApCoreNumber,
|
||||
#else
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if ID_POSITION_INITIAL_APICID == TRUE
|
||||
F15CpuAmdCoreIdPositionInInitialApicId,
|
||||
#else
|
||||
(PF_CORE_ID_POSITION_IN_INITIAL_APIC_ID) CommonAssert,
|
||||
#endif
|
||||
#if SAVE_FEATURES == TRUE
|
||||
// F15OrSaveFeatures,
|
||||
(PF_CPU_SAVE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SAVE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if WRITE_FEATURES == TRUE
|
||||
// F15OrWriteFeatures,
|
||||
(PF_CPU_WRITE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_WRITE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if SET_WARM_RESET_FLAG == TRUE
|
||||
F15SetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_SET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if GET_WARM_RESET_FLAG == TRUE
|
||||
F15GetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_GET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING1 == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING2 == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES == TRUE
|
||||
GetF15OrMicroCodePatchesStruct,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES_EQUIVALENCE_TABLE == TRUE
|
||||
GetF15OrMicrocodeEquivalenceTable,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_CACHE_INFO == TRUE
|
||||
GetF15CacheInfo,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_SYSTEM_PM_TABLE == TRUE
|
||||
GetF15OrSysPmTable,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_WHEA_INIT == TRUE
|
||||
GetF15WheaInitData,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PLATFORM_TYPE_SPECIFIC_INFO == TRUE
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonReturnAgesaSuccess,
|
||||
#else
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NB_PSTATE_ENABLED == TRUE
|
||||
F15IsNbPstateEnabled,
|
||||
#else
|
||||
(PF_IS_NB_PSTATE_ENABLED) CommonAssert,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
F15NextLinkHasHtPhyFeats,
|
||||
#else
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonReturnFalse,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
F15SetHtPhyRegister,
|
||||
#else
|
||||
(PF_SET_HT_PHY_REGISTER) CommonAssert,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
F15GetNextHtLinkFeatures,
|
||||
#else
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(REGISTER_TABLE **) F15OrRegisterTables,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(TABLE_ENTRY_TYPE_DESCRIPTOR *) F15OrTableEntryTypeDescriptors,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if MODEL_SPECIFIC_HT_PCI == TRUE
|
||||
(PACKAGE_HTLINK_MAP) &HtFam15PackageLinkMap,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
(CORE_PAIR_MAP *) &HtFam15CorePairMapping,
|
||||
InitCacheEnabled,
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
GetF15OrEarlyInitOnCoreTable
|
||||
#else
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#endif
|
||||
};
|
||||
|
||||
#define OR_SOCKETS 8
|
||||
#define OR_MODULES 2
|
||||
#define OR_RECOVERY_SOCKETS 1
|
||||
#define OR_RECOVERY_MODULES 1
|
||||
extern F_CPU_GET_SUBFAMILY_ID_ARRAY GetF15OrLogicalIdAndRev;
|
||||
#define OPT_F15_OR_ID (PF_CPU_GET_SUBFAMILY_ID_ARRAY) GetF15OrLogicalIdAndRev,
|
||||
#ifndef ADVCFG_PLATFORM_SOCKETS
|
||||
#define ADVCFG_PLATFORM_SOCKETS OR_SOCKETS
|
||||
#else
|
||||
#if ADVCFG_PLATFORM_SOCKETS < OR_SOCKETS
|
||||
#undef ADVCFG_PLATFORM_SOCKETS
|
||||
#define ADVCFG_PLATFORM_SOCKETS OR_SOCKETS
|
||||
#endif
|
||||
#endif
|
||||
#ifndef ADVCFG_PLATFORM_MODULES
|
||||
#define ADVCFG_PLATFORM_MODULES OR_MODULES
|
||||
#else
|
||||
#if ADVCFG_PLATFORM_MODULES < OR_MODULES
|
||||
#undef ADVCFG_PLATFORM_MODULES
|
||||
#define ADVCFG_PLATFORM_MODULES OR_MODULES
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#if GET_PATCHES == TRUE
|
||||
#define F15_OR_UCODE_17
|
||||
#define F15_OR_UCODE_11F
|
||||
#define F15_OR_UCODE_41C
|
||||
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
extern CONST MICROCODE_PATCHES_4K ROMDATA CpuF15OrMicrocodePatch06000017;
|
||||
#undef F15_OR_UCODE_17
|
||||
#define F15_OR_UCODE_17 &CpuF15OrMicrocodePatch06000017,
|
||||
|
||||
extern CONST MICROCODE_PATCHES_4K ROMDATA CpuF15OrMicrocodePatch0600011F;
|
||||
#undef F15_OR_UCODE_11F
|
||||
#define F15_OR_UCODE_11F &CpuF15OrMicrocodePatch0600011F,
|
||||
|
||||
extern CONST MICROCODE_PATCHES_4K ROMDATA CpuF15OrMicrocodePatch0600041C_Enc;
|
||||
#undef F15_OR_UCODE_41C
|
||||
#define F15_OR_UCODE_41C &CpuF15OrMicrocodePatch0600041C_Enc,
|
||||
#endif
|
||||
#endif
|
||||
|
||||
CONST MICROCODE_PATCHES_4K ROMDATA *CpuF15OrMicroCodePatchArray[] =
|
||||
{
|
||||
F15_OR_UCODE_41C
|
||||
F15_OR_UCODE_11F
|
||||
F15_OR_UCODE_17
|
||||
NULL
|
||||
};
|
||||
|
||||
CONST UINT8 ROMDATA CpuF15OrNumberOfMicrocodePatches = (UINT8) ((sizeof (CpuF15OrMicroCodePatchArray) / sizeof (CpuF15OrMicroCodePatchArray[0])) - 1);
|
||||
#endif
|
||||
|
||||
#if OPTION_EARLY_SAMPLES == TRUE
|
||||
extern F_F15_OR_ES_HTC_INIT_HOOK F15OrHtcInitEarlySampleHook;
|
||||
|
||||
CONST F15_OR_ES_CORE_SUPPORT ROMDATA F15OrEarlySampleCoreSupport =
|
||||
{
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
F15OrHtcInitEarlySampleHook,
|
||||
#else
|
||||
(PF_F15_OR_ES_HTC_INIT_HOOK) CommonAssert,
|
||||
#endif
|
||||
};
|
||||
#else
|
||||
CONST F15_OR_ES_CORE_SUPPORT ROMDATA F15OrEarlySampleCoreSupport =
|
||||
{
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
(PF_F15_OR_ES_HTC_INIT_HOOK) CommonVoid,
|
||||
#else
|
||||
(PF_F15_OR_ES_HTC_INIT_HOOK) CommonAssert,
|
||||
#endif
|
||||
};
|
||||
#endif
|
||||
|
||||
#define OPT_F15_OR_CPU {AMD_FAMILY_15_OR, &cpuF15OrServices},
|
||||
|
||||
#else // OPTION_FAMILY15H_OR == TRUE
|
||||
#define OPT_F15_OR_CPU
|
||||
#define OPT_F15_OR_ID
|
||||
#endif // OPTION_FAMILY15H_OR == TRUE
|
||||
#else // defined (OPTION_FAMILY15H_OR)
|
||||
#define OPT_F15_OR_CPU
|
||||
#define OPT_F15_OR_ID
|
||||
#endif // defined (OPTION_FAMILY15H_OR)
|
||||
|
||||
|
||||
/*
|
||||
* Install unknown family 15h support
|
||||
*/
|
||||
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST REGISTER_TABLE ROMDATA *F15UnknownRegisterTables[] =
|
||||
{
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
&F15PciRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_MSR == TRUE
|
||||
&F15MsrRegisterTable,
|
||||
#endif
|
||||
#if BASE_FAMILY_HT_PCI == TRUE
|
||||
&F15HtPhyRegisterTable,
|
||||
#endif
|
||||
#if OPTION_MULTISOCKET == TRUE
|
||||
#if MODEL_SPECIFIC_PCI == TRUE
|
||||
&F15MultiLinkPciRegisterTable,
|
||||
#endif
|
||||
#endif
|
||||
#if OPTION_MULTISOCKET == FALSE
|
||||
#if MODEL_SPECIFIC_PCI == TRUE
|
||||
&F15SingleLinkPciRegisterTable,
|
||||
#endif
|
||||
#endif
|
||||
#if BASE_FAMILY_WORKAROUNDS == TRUE
|
||||
&F15WorkaroundsTable,
|
||||
#endif
|
||||
// the end.
|
||||
NULL
|
||||
};
|
||||
#endif
|
||||
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
CONST TABLE_ENTRY_TYPE_DESCRIPTOR ROMDATA F15UnknownTableEntryTypeDescriptors[] =
|
||||
{
|
||||
{MsrRegister, SetRegisterForMsrEntry},
|
||||
{PciRegister, SetRegisterForPciEntry},
|
||||
{FamSpecificWorkaround, SetRegisterForFamSpecificWorkaroundEntry},
|
||||
{HtPhyRegister, SetRegisterForHtPhyEntry},
|
||||
{HtPhyRangeRegister, SetRegisterForHtPhyRangeEntry},
|
||||
{DeemphasisRegister, SetRegisterForDeemphasisEntry},
|
||||
{ProfileFixup, SetRegisterForPerformanceProfileEntry},
|
||||
{HtHostPciRegister, SetRegisterForHtHostEntry},
|
||||
{HtHostPerfPciRegister, SetRegisterForHtHostPerfEntry},
|
||||
{HtTokenPciRegister, (PF_DO_TABLE_ENTRY)CommonVoid},
|
||||
{CoreCountsPciRegister, SetRegisterForCoreCountsPerformanceEntry},
|
||||
{ProcCountsPciRegister, SetRegisterForProcessorCountsEntry},
|
||||
{CompUnitCountsPciRegister, SetRegisterForComputeUnitCountsEntry},
|
||||
{HtFeatPciRegister, SetRegisterForHtFeaturePciEntry},
|
||||
{CompUnitCountsMsr, SetMsrForComputeUnitCountsEntry},
|
||||
// End
|
||||
{TableEntryTypeMax, (PF_DO_TABLE_ENTRY)CommonVoid}
|
||||
};
|
||||
#endif
|
||||
|
||||
|
||||
CONST CPU_SPECIFIC_SERVICES ROMDATA cpuF15UnknownServices =
|
||||
{
|
||||
0,
|
||||
#if DISABLE_PSTATE == TRUE
|
||||
F15DisablePstate,
|
||||
#else
|
||||
(PF_CPU_DISABLE_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if TRANSITION_PSTATE == TRUE
|
||||
F15TransitionPstate,
|
||||
#else
|
||||
(PF_CPU_TRANSITION_PSTATE) CommonAssert,
|
||||
#endif
|
||||
#if PROC_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_IDD_MAX) CommonReturnFalse,
|
||||
#else
|
||||
(PF_CPU_GET_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if GET_TSC_RATE == TRUE
|
||||
F15GetTscRate,
|
||||
#else
|
||||
(PF_CPU_GET_TSC_RATE) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
(PF_CPU_GET_NB_FREQ) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_MIN_MAX_NB_FREQ) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_FREQ == TRUE
|
||||
(PF_CPU_GET_NB_PSTATE_INFO) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_PSTATE_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NBCOF_INIT_NEEDED == TRUE
|
||||
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonReturnFalse,
|
||||
#else
|
||||
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonAssert,
|
||||
#endif
|
||||
#if GET_NB_IDD_MAX == TRUE
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_NB_IDD_MAX) CommonAssert,
|
||||
#endif
|
||||
#if AP_INITIAL_LAUNCH == TRUE
|
||||
F15LaunchApCore,
|
||||
#else
|
||||
(PF_CPU_AP_INITIAL_LAUNCH) CommonAssert,
|
||||
#endif
|
||||
#if (BRAND_STRING1 == TRUE) || (BRAND_STRING2 == TRUE)
|
||||
(PF_CPU_NUMBER_OF_PHYSICAL_CORES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_NUMBER_OF_PHYSICAL_CORES) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_MAILBOX_FROM_HW == TRUE
|
||||
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
|
||||
#endif
|
||||
#if SET_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if GET_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if TRANSFER_AP_CORE_NUMBER == TRUE
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
|
||||
#else
|
||||
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
|
||||
#endif
|
||||
#if ID_POSITION_INITIAL_APICID == TRUE
|
||||
F15CpuAmdCoreIdPositionInInitialApicId,
|
||||
#else
|
||||
(PF_CORE_ID_POSITION_IN_INITIAL_APIC_ID) CommonAssert,
|
||||
#endif
|
||||
#if SAVE_FEATURES == TRUE
|
||||
// F15SaveFeatures,
|
||||
(PF_CPU_SAVE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_SAVE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if WRITE_FEATURES == TRUE
|
||||
// F15WriteFeatures,
|
||||
(PF_CPU_WRITE_FEATURES) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_WRITE_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if SET_WARM_RESET_FLAG == TRUE
|
||||
F15SetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_SET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if GET_WARM_RESET_FLAG == TRUE
|
||||
F15GetAgesaWarmResetFlag,
|
||||
#else
|
||||
(PF_CPU_GET_WARM_RESET_FLAG) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING1 == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if BRAND_STRING2 == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES == TRUE
|
||||
GetEmptyArray,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PATCHES_EQUIVALENCE_TABLE == TRUE
|
||||
GetEmptyArray,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_CACHE_INFO == TRUE
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonVoid,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_SYSTEM_PM_TABLE == TRUE
|
||||
GetEmptyArray,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_WHEA_INIT == TRUE
|
||||
GetF15WheaInitData,
|
||||
#else
|
||||
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
|
||||
#endif
|
||||
#if GET_PLATFORM_TYPE_SPECIFIC_INFO == TRUE
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonReturnAgesaSuccess,
|
||||
#else
|
||||
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonAssert,
|
||||
#endif
|
||||
#if IS_NB_PSTATE_ENABLED == TRUE
|
||||
F15IsNbPstateEnabled,
|
||||
#else
|
||||
(PF_IS_NB_PSTATE_ENABLED) CommonAssert,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
F15NextLinkHasHtPhyFeats,
|
||||
#else
|
||||
(PF_NEXT_LINK_HAS_HTFPY_FEATS) CommonReturnFalse,
|
||||
#endif
|
||||
#if (BASE_FAMILY_HT_PCI == TRUE)
|
||||
F15SetHtPhyRegister,
|
||||
#else
|
||||
(PF_SET_HT_PHY_REGISTER) CommonVoid,
|
||||
#endif
|
||||
#if BASE_FAMILY_PCI == TRUE
|
||||
F15GetNextHtLinkFeatures,
|
||||
#else
|
||||
(PF_GET_NEXT_HT_LINK_FEATURES) CommonAssert,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(REGISTER_TABLE **) F15UnknownRegisterTables,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
#if USES_REGISTER_TABLES == TRUE
|
||||
(TABLE_ENTRY_TYPE_DESCRIPTOR *) F15UnknownTableEntryTypeDescriptors,
|
||||
#else
|
||||
NULL,
|
||||
#endif
|
||||
NULL,
|
||||
NULL,
|
||||
InitCacheEnabled,
|
||||
#if AGESA_ENTRY_INIT_EARLY == TRUE
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#else
|
||||
(PF_GET_EARLY_INIT_TABLE) CommonVoid
|
||||
#endif
|
||||
};
|
||||
|
||||
// Family 15h maximum base address is 48 bits. Limit BLDCFG to 48 bits, if appropriate.
|
||||
#if (FAMILY_MMIO_BASE_MASK < 0xFFFF000000000000ull)
|
||||
#undef FAMILY_MMIO_BASE_MASK
|
||||
#define FAMILY_MMIO_BASE_MASK (0xFFFF000000000000ull)
|
||||
#endif
|
||||
|
||||
|
||||
#undef OPT_F15_ID_TABLE
|
||||
#define OPT_F15_ID_TABLE {0x15, {AMD_FAMILY_15, AMD_F15_UNKNOWN}, F15LogicalIdTable, (sizeof (F15LogicalIdTable) / sizeof (F15LogicalIdTable[0]))},
|
||||
#define OPT_F15_UNKNOWN_CPU {AMD_FAMILY_15, &cpuF15UnknownServices},
|
||||
|
||||
#undef OPT_F15_TABLE
|
||||
#define OPT_F15_TABLE OPT_F15_OR_CPU OPT_F15_UNKNOWN_CPU
|
||||
|
||||
|
||||
#if OPTION_G34_SOCKET_SUPPORT == TRUE
|
||||
#define F15_G34_BRANDSTRING1 NULL,
|
||||
#define F15_G34_BRANDSTRING2 NULL,
|
||||
#else
|
||||
#define F15_G34_BRANDSTRING1
|
||||
#define F15_G34_BRANDSTRING2
|
||||
#endif
|
||||
#if OPTION_C32_SOCKET_SUPPORT == TRUE
|
||||
#define F15_C32_BRANDSTRING1 NULL,
|
||||
#define F15_C32_BRANDSTRING2 NULL,
|
||||
#else
|
||||
#define F15_C32_BRANDSTRING1
|
||||
#define F15_C32_BRANDSTRING2
|
||||
#endif
|
||||
#if OPTION_AM3_SOCKET_SUPPORT == TRUE
|
||||
#define F15_AM3_BRANDSTRING1 NULL,
|
||||
#define F15_AM3_BRANDSTRING2 NULL,
|
||||
#else
|
||||
#define F15_AM3_BRANDSTRING1
|
||||
#define F15_AM3_BRANDSTRING2
|
||||
#endif
|
||||
|
||||
#if BRAND_STRING1 == TRUE
|
||||
CONST CPU_BRAND_TABLE ROMDATA *F15BrandIdString1Tables[] =
|
||||
{
|
||||
F15_G34_BRANDSTRING1
|
||||
F15_C32_BRANDSTRING1
|
||||
F15_AM3_BRANDSTRING1
|
||||
};
|
||||
|
||||
CONST UINT8 F15BrandIdString1TableCount = (sizeof (F15BrandIdString1Tables) / sizeof (F15BrandIdString1Tables[0]));
|
||||
#endif
|
||||
|
||||
#if BRAND_STRING2 == TRUE
|
||||
CONST CPU_BRAND_TABLE ROMDATA *F15BrandIdString2Tables[] =
|
||||
{
|
||||
F15_G34_BRANDSTRING2
|
||||
F15_C32_BRANDSTRING2
|
||||
F15_AM3_BRANDSTRING2
|
||||
};
|
||||
|
||||
CONST UINT8 F15BrandIdString2TableCount = (sizeof (F15BrandIdString2Tables) / sizeof (F15BrandIdString2Tables[0]));
|
||||
#endif
|
||||
|
||||
CONST PF_CPU_GET_SUBFAMILY_ID_ARRAY ROMDATA F15LogicalIdTable[] =
|
||||
{
|
||||
OPT_F15_OR_ID
|
||||
};
|
||||
|
||||
#endif // _OPTION_FAMILY_15H_INSTALL_H_
|
||||
Loading…
Reference in New Issue