GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/ricoh/rl5c476/rl5c476.c: Use tab for indents 

Change-Id: I3967d1ff0623037efa66927843e0c47f408832d7
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/17582
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Elyes HAOUAS 2016-11-23 18:54:34 +01:00 committed by Martin Roth
parent 1b593e5ad7
commit 2220f0d7c7
1 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
src/southbridge/ricoh/rl5c476/rl5c476.c
View File

@ -163,9 +163,9 @@ static void rl5c476_read_resources(device_t dev)
struct resource *resource;
/* For CF socket we need an extra memory window for
* the control structure of the CF itself
*/
/* For CF socket we need an extra memory window for
* the control structure of the CF itself
*/
if ( enable_cf_boot && (PCI_FUNC(dev->path.pci.devfn) == 1)){
/* fake index as it isn't in PCI config space */
resource = new_resource(dev, 1);
@ -196,18 +196,18 @@ static void rl5c476_set_resources(device_t dev)
static void rl5c476_set_subsystem(device_t dev, unsigned vendor, unsigned device)
{
u16 miscreg = pci_read_config16(dev, 0x82);
/* Enable subsystem id register writes */
pci_write_config16(dev, 0x82, miscreg | 0x40);
u16 miscreg = pci_read_config16(dev, 0x82);
/* Enable subsystem id register writes */
pci_write_config16(dev, 0x82, miscreg | 0x40);
pci_write_config16(dev, 0x40, vendor);
pci_write_config16(dev, 0x42, device);
/* restore original contents */
pci_write_config16(dev, 0x82, miscreg);
pci_write_config16(dev, 0x40, vendor);
pci_write_config16(dev, 0x42, device);
/* restore original contents */
pci_write_config16(dev, 0x82, miscreg);
}
static struct pci_operations rl5c476_pci_ops = {
.set_subsystem = rl5c476_set_subsystem,
.set_subsystem = rl5c476_set_subsystem,
};
static struct device_operations ricoh_rl5c476_ops = {