GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/x4x: Correct ctrlset{2,3} register mask 

MRC uses an incorrect mask when programming this register, but the reset
default value is zero and it is only programmed once. As it makes no
difference, we can safely use the correct mask. Document this difference
in a comment to indicate the deviation from MRC behavior is intentional.

The default value for this register was dumped from Asus P5QL PRO.

Change-Id: I93b0c382f76e141b319414258e40a8bfe6c7848a
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49391
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Angel Pons 2021-01-13 14:27:14 +01:00 committed by Patrick Georgi
parent b99d592752
commit 22fd0dca17
1 changed files with 12 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/northbridge/intel/x4x/raminit_ddr23.c
View File

@ -289,7 +289,12 @@ static void ctrlset1(u8 ch, const struct dll_setting *setting)
static void ctrlset2(u8 ch, const struct dll_setting *setting) static void ctrlset2(u8 ch, const struct dll_setting *setting)
{ {
MCHBAR32_AND_OR(0x400*ch + 0x598, ~0x18c00000, /*
* MRC uses an incorrect mask when programming this register, but
* the reset default value is zero and it is only programmed once.
* As it makes no difference, we can safely use the correct mask.
*/
MCHBAR32_AND_OR(0x400*ch + 0x598, ~0xf000,
(setting->clk_delay << 14) | (setting->clk_delay << 14) |
(setting->db_sel << 12) | (setting->db_sel << 12) |
(setting->db_en << 13)); (setting->db_en << 13));
@ -299,7 +304,12 @@ static void ctrlset2(u8 ch, const struct dll_setting *setting)
static void ctrlset3(u8 ch, const struct dll_setting *setting) static void ctrlset3(u8 ch, const struct dll_setting *setting)
{ {
MCHBAR32_AND_OR(0x400*ch + 0x598, ~0x18c00000, /*
* MRC uses an incorrect mask when programming this register, but
* the reset default value is zero and it is only programmed once.
* As it makes no difference, we can safely use the correct mask.
*/
MCHBAR32_AND_OR(0x400*ch + 0x598, ~0xf00,
(setting->clk_delay << 10) | (setting->clk_delay << 10) |
(setting->db_sel << 8) | (setting->db_sel << 8) |
(setting->db_en << 9)); (setting->db_en << 9));