GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

The number of cores is got by reading the bit 15,13,12 of [0,24,3,e8].

Browse source 
The bit 15 seems to be a new feature when CPU started to have more than 4
cores.

Zheng

Yes, this was add for revD.

Marc Jones

Signed-off-by: Zheng Bao <zheng.bao@amd.com>
Acked-by: Marc Jones <marcj303@gmail.com>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5684 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Zheng Bao 2010-08-05 06:12:16 +00:00 committed by Zheng Bao
parent 127e976ec2
commit 23ffe8b690
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/northbridge/amd/amdht/h3ncmn.c
View file

@ -555,16 +555,17 @@ static u8 fam10GetNumCoresOnNode(u8 node, cNorthBridge *nb)
u8 i; u8 i;
ASSERT((node < nb->maxNodes)); ASSERT((node < nb->maxNodes));
/* Read CmpCap */ /* Read CmpCap [2][1:0] */
AmdPCIReadBits(MAKE_SBDFO(makePCISegmentFromNode(node), AmdPCIReadBits(MAKE_SBDFO(makePCISegmentFromNode(node),
makePCIBusFromNode(node), makePCIBusFromNode(node),
makePCIDeviceFromNode(node), makePCIDeviceFromNode(node),
CPU_NB_FUNC_03, CPU_NB_FUNC_03,
REG_NB_CAPABILITY_3XE8), REG_NB_CAPABILITY_3XE8),
13, 12, &temp); 15, 12, &temp);
/* bits[15,13,12] specify the cores */
/* Support Downcoring */ /* Support Downcoring */
cores = temp + 1; cores = ((temp & 8) >> 1) + (temp & 3) + 1;
AmdPCIReadBits (MAKE_SBDFO(makePCISegmentFromNode(node), AmdPCIReadBits (MAKE_SBDFO(makePCISegmentFromNode(node),
makePCIBusFromNode(node), makePCIBusFromNode(node),
makePCIDeviceFromNode(node), makePCIDeviceFromNode(node),