GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/intel/shadowmountain: Enable early EC Software Sync 

BUG=None
TEST=Build and boot to OS on shadowmountain. Ensure that the
EC Software Sync is complete.

Signed-off-by: Usha P <usha.p@intel.com>
Change-Id: I8648db685d9c63ed1f2b3e599ca951d6648b7baf
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52416
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Balaji Manigandan <balaji.manigandan@intel.com>
Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
This commit is contained in:
Usha P 2021-04-16 16:19:37 +05:30 committed by Patrick Georgi
parent 1aa5194584
commit 24f7d2e80f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/intel/shadowmountain/Kconfig
View File

@ -31,12 +31,12 @@ config CHROMEOS
select GBB_FLAG_FORCE_DEV_BOOT_USB select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_ALTFW select GBB_FLAG_FORCE_DEV_BOOT_ALTFW
select GBB_FLAG_FORCE_MANUAL_RECOVERY select GBB_FLAG_FORCE_MANUAL_RECOVERY
select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
config VBOOT config VBOOT
select EC_GOOGLE_CHROMEEC_SWITCHES select EC_GOOGLE_CHROMEEC_SWITCHES
select VBOOT_LID_SWITCH select VBOOT_LID_SWITCH
select HAS_RECOVERY_MRC_CACHE select HAS_RECOVERY_MRC_CACHE
select VBOOT_EARLY_EC_SYNC
config DIMM_SPD_SIZE config DIMM_SPD_SIZE
int int