GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/lenovo/t430s: Fix override trees 

`chip` entries always need a device node below them to actually get
hooked up.

Change-Id: I244cd5d91af9413b338de0e8ee2480d9744ea077
Signed-off-by: Nico Huber <nico.huber@secunet.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57469
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Nico Huber 2021-09-07 16:21:18 +02:00 committed by Felix Held
parent e82075cfbc
commit 25c8b4a4c4
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/lenovo/t430s/variants/t430s/overridetree.cb
View File

@ -6,6 +6,7 @@ chip northbridge/intel/sandybridge
device pci 1c.4 on end # PCIe Port #5 Thunderbolt controller device pci 1c.4 on end # PCIe Port #5 Thunderbolt controller
device pci 1f.0 on device pci 1f.0 on
chip ec/lenovo/h8 chip ec/lenovo/h8
device pnp ff.2 on end # dummy
register "has_bdc_detection" = "1" register "has_bdc_detection" = "1"
register "bdc_gpio_num" = "54" register "bdc_gpio_num" = "54"
register "bdc_gpio_lvl" = "0" register "bdc_gpio_lvl" = "0"

1
src/mainboard/lenovo/t430s/variants/t431s/overridetree.cb
View File

@ -33,6 +33,7 @@ chip northbridge/intel/sandybridge
device pci 1c.2 off end # PCIe Port #3 device pci 1c.2 off end # PCIe Port #3
device pci 1f.0 on device pci 1f.0 on
chip ec/lenovo/h8 chip ec/lenovo/h8
device pnp ff.2 on end # dummy
register "config0" = "0xa6" register "config0" = "0xa6"
register "config1" = "0x09" register "config1" = "0x09"
register "config3" = "0xc0" register "config3" = "0xc0"