soc/intel/denverton_ns: Rename HARCUVAR macros to DENVERTON
Harcuvar is the board name, Denverton is the SoC. So macros in files under soc/ should be named after the SoC not the board. Change-Id: I1c7d5b93fba386b8e9bd86cf599508e642e21a75 Signed-off-by: Julien Viard de Galbert <jviarddegalbert@online.net> Reviewed-on: https://review.coreboot.org/23404 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Shine Liu <shine.liu@intel.com> Reviewed-by: Vanny E <vanessa.f.eusebio@intel.com> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
22f54c5a81
commit
26436fb09a
|
@ -186,12 +186,12 @@ void early_uart_init(void)
|
|||
register int i;
|
||||
|
||||
/* Check: do we have enought elements to init. ? */
|
||||
BUILD_BUG_ON(HARCUVAR_UARTS_TO_INI > ELEM_OF_UART_TAB);
|
||||
BUILD_BUG_ON(DENVERTON_UARTS_TO_INI > ELEM_OF_UART_TAB);
|
||||
|
||||
/* HSUART(B0:D26:0-1) GPIO init. */
|
||||
early_config_gpio();
|
||||
|
||||
for (i = HARCUVAR_UARTS_TO_INI - 1; i >= 0; --i) {
|
||||
for (i = DENVERTON_UARTS_TO_INI - 1; i >= 0; --i) {
|
||||
pci_early_hsuart_device_probe(0, CONFIG_HSUART_DEV, i,
|
||||
legacy_uart_ioadr_tab[i]);
|
||||
}
|
||||
|
|
|
@ -14,8 +14,8 @@
|
|||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _MAINBOARD_HARCUVAR_FIAMUX_H
|
||||
#define _MAINBOARD_HARCUVAR_FIAMUX_H
|
||||
#ifndef _DENVERTON_NS_FIAMUX_H
|
||||
#define _DENVERTON_NS_FIAMUX_H
|
||||
|
||||
#include <fsp/util.h>
|
||||
|
||||
|
@ -27,4 +27,4 @@ void print_fiamux_config_hob(BL_FIA_MUX_CONFIG_HOB *fiamux_hob_data);
|
|||
|
||||
size_t mainboard_get_hsio_config(BL_HSIO_INFORMATION **p_hsio_config);
|
||||
|
||||
#endif // _MAINBOARD_HARCUVAR_FIAMUX_H
|
||||
#endif // _DENVERTON_NS_FIAMUX_H
|
||||
|
|
|
@ -18,7 +18,7 @@
|
|||
#define _DENVERTON_NS_UART_H
|
||||
|
||||
#define SIZE_OF_HSUART_RES 0x100
|
||||
#define HARCUVAR_UARTS_TO_INI 3
|
||||
#define DENVERTON_UARTS_TO_INI 3
|
||||
#define PSR_OFFSET 0x30
|
||||
#define PCI_FUNC_RDCFG_HIDE 0x74
|
||||
|
||||
|
|
Loading…
Reference in New Issue