GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/alderlake: Update variable SD3C to only track enabled devices 

Each TCSS DMA is grouped together with two PCIe RPs in terms of PM flow.
This change ensures that SD3C is updated for the TCSS DMA devices
corresponding to the TBT RP ports. If TBT port is 0 or 1, SD3C for DMA0
is updated, else for DMA1.

BUG=None
TEST=Built Alderlake image successfully.

Signed-off-by: John Zhao <john.zhao@intel.com>
Change-Id: Ia3462dfbb287a374960a57bb4c3541db2a435611
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51965
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
John Zhao 2021-03-30 17:17:26 -07:00 committed by Patrick Georgi
parent 9922304b35
commit 282e75b118
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/soc/intel/alderlake/acpi/tcss_pcierp.asl
View File

@ -76,10 +76,14 @@ Device (PXSX)
Method (_DSW, 3) Method (_DSW, 3)
{ {
C2PM (Arg0, Arg1, Arg2, DCPM)
/* If entering Sx (Arg1 > 1), need to skip TCSS D3Cold & TBT RTD3/D3Cold. */ /* If entering Sx (Arg1 > 1), need to skip TCSS D3Cold & TBT RTD3/D3Cold. */
If ((TUID == 0) || (TUID == 1)) {
\_SB.PCI0.TDM0.SD3C = Arg1 \_SB.PCI0.TDM0.SD3C = Arg1
} Else {
\_SB.PCI0.TDM1.SD3C = Arg1 \_SB.PCI0.TDM1.SD3C = Arg1
}
C2PM (Arg0, Arg1, Arg2, DCPM)
} }
Method (_PRW, 0) Method (_PRW, 0)