GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

nb/intel/x4x: Add support for second PEG slot

Browse source 
Is only present on the P45 subtype of chipset.

Change-Id: I6b138db6654c83c40b5ca4b65d6ccd51ad4277fa
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/18516
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Arthur Heymans 2017-02-27 21:45:07 +01:00 committed by Nico Huber
parent 6dcb789da9
commit 293445ae1f
1 changed files with 9 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
src/northbridge/intel/x4x/northbridge.c
View file

@ -196,8 +196,12 @@ static void x4x_init(void *const chip_info)
struct device *const d0f0 = dev_find_slot(0, 0); struct device *const d0f0 = dev_find_slot(0, 0);
/* Hide internal functions based on devicetree info. */ /* Hide internal functions based on devicetree info. */
for (dev = 3; dev > 0; --dev) { for (dev = 6; dev > 0; --dev) {
switch (dev) { switch (dev) {
case 6: /* PEG1: only on P45 */
fn = 0;
bit_base = 13;
break;
case 3: /* ME */ case 3: /* ME */
fn = 3; fn = 3;
bit_base = 6; bit_base = 6;
@ -206,10 +210,13 @@ static void x4x_init(void *const chip_info)
fn = 1; fn = 1;
bit_base = 3; bit_base = 3;
break; break;
case 1: /* PEG */ case 1: /* PEG0 */
fn = 0; fn = 0;
bit_base = 1; bit_base = 1;
break; break;
case 4: /* Nothing to do */
case 5:
continue;
} }
for (; fn >= 0; --fn) { for (; fn >= 0; --fn) {
const struct device *const d = const struct device *const d =