GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/prodrive/hermes: Add root port numbers to comments 

Change-Id: I06bb0493999f1f6954854f872cda46dc38930370
Signed-off-by: Felix Singer <felix.singer@secunet.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44553
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Christian Walter <christian.walter@9elements.com>
This commit is contained in:
Felix Singer 2020-08-18 23:12:55 +02:00 committed by Nico Huber
parent bd409ad69f
commit 2b9035ed6e
2 changed files with 14 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/prodrive/hermes/devicetree.cb
View File

@ -31,11 +31,11 @@ chip soc/intel/cannonlake
device pci 16.1 on end # Management Engine Interface 2 device pci 16.1 on end # Management Engine Interface 2
device pci 16.4 on end # Management Engine Interface 3 device pci 16.4 on end # Management Engine Interface 3
device pci 17.0 on end # SATA device pci 17.0 on end # SATA
device pci 1d.6 on device pci 1d.6 on # PCIe root port 15
device pci 00.0 on # Aspeed PCI Bridge device pci 00.0 on # Aspeed PCI Bridge
device pci 00.0 on end # Aspeed 2500 VGA device pci 00.0 on end # Aspeed 2500 VGA
end end
end # PCIe end
device pci 1f.0 on # LPC Interface device pci 1f.0 on # LPC Interface
chip drivers/pc80/tpm chip drivers/pc80/tpm
device pnp 0c31.0 on end device pnp 0c31.0 on end

24
src/mainboard/prodrive/hermes/variants/baseboard/overridetree.cb
View File

@ -181,22 +181,22 @@ chip soc/intel/cannonlake
register "devid" = "PCI_DEVICE_ID_INTEL_CNP_H_UART2" register "devid" = "PCI_DEVICE_ID_INTEL_CNP_H_UART2"
end # UART #2, in ACPI mode end # UART #2, in ACPI mode
end end
device pci 1b.4 on device pci 1b.4 on # PCIe root port 21 (Slot 1)
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "SLOT1" "SlotDataBusWidth4X" smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "SLOT1" "SlotDataBusWidth4X"
end # PCIe Slot 1 end
device pci 1c.0 on device pci 1c.0 on # PCIe root port 1 (Slot 3)
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "SLOT3" "SlotDataBusWidth4X" smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "SLOT3" "SlotDataBusWidth4X"
end # PCIe Slot 3 end
device pci 1c.4 on end # PHY 3 device pci 1c.4 on end # PCIe root port 5 (PHY 3)
device pci 1c.5 on end # PHY 4 device pci 1c.5 on end # PCIe root port 6 (PHY 4)
device pci 1c.6 on end # PHY 2 device pci 1c.6 on end # PCIe root port 7 (PHY 2)
device pci 1c.7 on end # PHY 1 device pci 1c.7 on end # PCIe root port 8 (PHY 1)
device pci 1d.0 on device pci 1d.0 on # PCIe root port 9 (M2 M)
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "M2 M" "SlotDataBusWidth4X" smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthOther" "M2 M" "SlotDataBusWidth4X"
end # M2 M end
device pci 1d.5 on end # PHY 0 device pci 1d.5 on end # PCIe root port 14 (PHY 0)
device pci 1d.6 on end # BMC device pci 1d.6 on end # PCIe root port 15 (BMC)
device pci 1e.0 on end # UART #0 device pci 1e.0 on end # UART #0
device pci 1e.1 on end # UART #1 device pci 1e.1 on end # UART #1