GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

kunimitsu: Disable unused USB ports 

Enable only the USB ports that are connected on-board or to an
external port, all others will be disabled.

BUG=chrome-os-partner:44662
BRANCH=none
TEST=emerge-kunimitsu coreboot, change verified in schematic but not tested

Change-Id: I909a6fab553bba829349dd08fa9cc3f26e5adeb2
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 1b0ce28d093e3b12273d7e0f56b47fb5b13d712f
Original-Change-Id: I0c4b7de6e559595efa97d756e43f8398feccdffd
Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/296036
Original-Commit-Ready: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/11549
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Duncan Laurie 2015-08-28 17:48:11 -07:00 committed by Patrick Georgi
parent 5c44d2e23e
commit 2b9595a872
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/mainboard/intel/kunimitsu/devicetree.cb
View File

@ -15,6 +15,18 @@ chip soc/intel/skylake
[PchSerialIoIndexUart2] = PchSerialIoPci, \
}"
register "PortUsb20Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb20Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb20Enable[2]" = "1" /* Bluetooth */
register "PortUsb20Enable[4]" = "1" /* Type-A Port (card) */
register "PortUsb20Enable[6]" = "1" /* Camera */
register "PortUsb20Enable[8]" = "1" /* Type-A Port (board) */
register "PortUsb30Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb30Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb30Enable[2]" = "1" /* Type-A Port (card) */
register "PortUsb30Enable[3]" = "1" /* Type-A Port (board) */
register "pirqa_routing" = "0x8b"
register "pirqb_routing" = "0x8a"
register "pirqc_routing" = "0x8b"