AGESA f16kb: Enable MRC cache equivalent fastboot
Try restoring previous memory training results from SPI flash to improve raminit speed. Change-Id: I6f4c2342e2eea6c1ecfb71da8564225b6230f51e Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/20597 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
8269096bd9
commit
2b9f5b5c12
|
@ -30,6 +30,13 @@ void platform_BeforeInitEarly(struct sysinfo *cb, AMD_EARLY_PARAMS *Early)
|
|||
|
||||
void platform_BeforeInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
|
||||
{
|
||||
AGESA_STATUS status;
|
||||
|
||||
if (IS_ENABLED(CONFIG_ENABLE_MRC_CACHE)) {
|
||||
status = OemInitResume(&Post->MemConfig.MemContext);
|
||||
if (AGESA_SUCCESS == status)
|
||||
Post->MemConfig.MemRestoreCtl = 1;
|
||||
}
|
||||
}
|
||||
|
||||
void platform_AfterInitPost(struct sysinfo *cb, AMD_POST_PARAMS *Post)
|
||||
|
|
Loading…
Reference in New Issue