mb/amd/thatcher: Convert to ASL 2.0 syntax
Change-Id: If1869d091f9c78db7e308143d96b5d3046510ac8 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46152 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
693511033a
commit
2cbe43890b
|
@ -26,20 +26,20 @@ Method(\_PTS, 1) {
|
||||||
/* DBGO("\n") */
|
/* DBGO("\n") */
|
||||||
|
|
||||||
/* Clear sleep SMI status flag and enable sleep SMI trap. */
|
/* Clear sleep SMI status flag and enable sleep SMI trap. */
|
||||||
/*Store(One, CSSM)
|
/*CSSM = 1
|
||||||
Store(One, SSEN)*/
|
SSEN = 1*/
|
||||||
|
|
||||||
/* On older chips, clear PciExpWakeDisEn */
|
/* On older chips, clear PciExpWakeDisEn */
|
||||||
/*if (LLessEqual(\_SB.SBRI, 0x13)) {
|
/*if (\_SB.SBRI <= 0x13) {
|
||||||
* Store(0,\_SB.PWDE)
|
* \_SB.PWDE = 0
|
||||||
*}
|
*}
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/* Clear wake status structure. */
|
/* Clear wake status structure. */
|
||||||
Store(0, Index(WKST,0))
|
WKST [0] = 0
|
||||||
Store(0, Index(WKST,1))
|
WKST [1] = 0
|
||||||
|
|
||||||
Store (0x07, UPWS)
|
UPWS = 0x07
|
||||||
} /* End Method(\_PTS) */
|
} /* End Method(\_PTS) */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
@ -64,6 +64,6 @@ Method(\_WAK, 1) {
|
||||||
/* DBGO(" to S0\n") */
|
/* DBGO(" to S0\n") */
|
||||||
|
|
||||||
/* clear USB wake up signal */
|
/* clear USB wake up signal */
|
||||||
Store(1, USBS)
|
USBS = 1
|
||||||
Return(WKST)
|
Return(WKST)
|
||||||
} /* End Method(\_WAK) */
|
} /* End Method(\_WAK) */
|
||||||
|
|
Loading…
Reference in New Issue