sb/intel/common/acpi/irqlinks.asl: Add missing IRQs
IRQ 10 and IRQ 11 are valid for all southbridges using this code, as per their respective datasheets. So, add them for the sake of completeness. Change-Id: Ib4504861ed316a95b9735e0ed79f108f18071b3b Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43158 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
db5557972a
commit
2e1f764429
|
@ -15,7 +15,7 @@ Device (LNKA)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 10, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -74,7 +74,7 @@ Device (LNKB)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 11, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -133,7 +133,7 @@ Device (LNKC)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 10, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -192,7 +192,7 @@ Device (LNKD)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 11, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -251,7 +251,7 @@ Device (LNKE)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 10, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -310,7 +310,7 @@ Device (LNKF)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 11, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -369,7 +369,7 @@ Device (LNKG)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 10, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
@ -428,7 +428,7 @@ Device (LNKH)
|
||||||
Name (_PRS, ResourceTemplate()
|
Name (_PRS, ResourceTemplate()
|
||||||
{
|
{
|
||||||
IRQ(Level, ActiveLow, Shared)
|
IRQ(Level, ActiveLow, Shared)
|
||||||
{ 3, 4, 5, 6, 7, 11, 12, 14, 15 }
|
{ 3, 4, 5, 6, 7, 10, 11, 12, 14, 15 }
|
||||||
})
|
})
|
||||||
|
|
||||||
// Current Resource Settings for this link
|
// Current Resource Settings for this link
|
||||||
|
|
Loading…
Reference in New Issue