soc/intel: Update Raptor Lake graphics device IDs
Added Raptor Lake U graphics device ids. Renamed Raptor Lake U graphics device ids that were marked as Raptor Lake P. Added Raptor Lake P graphics device ids. References: RaptorLake External Design Specification Volume 1 (640555) TEST=Boot to OS Signed-off-by: Bora Guvendik <bora.guvendik@intel.com> Change-Id: I44734f927764f872b89e3805a47d16c1ffa28865 Reviewed-on: https://review.coreboot.org/c/coreboot/+/77898 Reviewed-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
9ba52321b5
commit
2eb7c43491
|
@ -4060,9 +4060,13 @@
|
||||||
#define PCI_DID_INTEL_RPL_P_GT1 0xa720
|
#define PCI_DID_INTEL_RPL_P_GT1 0xa720
|
||||||
#define PCI_DID_INTEL_RPL_P_GT2 0xa7a8
|
#define PCI_DID_INTEL_RPL_P_GT2 0xa7a8
|
||||||
#define PCI_DID_INTEL_RPL_P_GT3 0xa7a0
|
#define PCI_DID_INTEL_RPL_P_GT3 0xa7a0
|
||||||
#define PCI_DID_INTEL_RPL_P_GT4 0xa7a9
|
#define PCI_DID_INTEL_RPL_P_GT4 0xa7aa
|
||||||
#define PCI_DID_INTEL_RPL_P_GT5 0xa7a1
|
#define PCI_DID_INTEL_RPL_P_GT5 0xa7ab
|
||||||
#define PCI_DID_INTEL_RPL_P_GT6 0xa721
|
#define PCI_DID_INTEL_RPL_U_GT1 0xa7a9
|
||||||
|
#define PCI_DID_INTEL_RPL_U_GT2 0xa7a1
|
||||||
|
#define PCI_DID_INTEL_RPL_U_GT3 0xa721
|
||||||
|
#define PCI_DID_INTEL_RPL_U_GT4 0xa7ac
|
||||||
|
#define PCI_DID_INTEL_RPL_U_GT5 0xa7ad
|
||||||
|
|
||||||
/* Intel Northbridge Ids */
|
/* Intel Northbridge Ids */
|
||||||
#define PCI_DID_INTEL_APL_NB 0x5af0
|
#define PCI_DID_INTEL_APL_NB 0x5af0
|
||||||
|
|
|
@ -224,7 +224,11 @@ static struct {
|
||||||
{ PCI_DID_INTEL_RPL_P_GT3, "Raptorlake P GT3" },
|
{ PCI_DID_INTEL_RPL_P_GT3, "Raptorlake P GT3" },
|
||||||
{ PCI_DID_INTEL_RPL_P_GT4, "Raptorlake P GT4" },
|
{ PCI_DID_INTEL_RPL_P_GT4, "Raptorlake P GT4" },
|
||||||
{ PCI_DID_INTEL_RPL_P_GT5, "Raptorlake P GT5" },
|
{ PCI_DID_INTEL_RPL_P_GT5, "Raptorlake P GT5" },
|
||||||
{ PCI_DID_INTEL_RPL_P_GT6, "Raptorlake P GT6" },
|
{ PCI_DID_INTEL_RPL_U_GT1, "Raptorlake U GT1" },
|
||||||
|
{ PCI_DID_INTEL_RPL_U_GT2, "Raptorlake U GT2" },
|
||||||
|
{ PCI_DID_INTEL_RPL_U_GT3, "Raptorlake U GT3" },
|
||||||
|
{ PCI_DID_INTEL_RPL_U_GT4, "Raptorlake U GT4" },
|
||||||
|
{ PCI_DID_INTEL_RPL_U_GT5, "Raptorlake U GT5" },
|
||||||
{ PCI_DID_INTEL_RPL_S_GT0, "Raptorlake S GT0" },
|
{ PCI_DID_INTEL_RPL_S_GT0, "Raptorlake S GT0" },
|
||||||
{ PCI_DID_INTEL_RPL_S_GT1_1, "Raptorlake S GT1" },
|
{ PCI_DID_INTEL_RPL_S_GT1_1, "Raptorlake S GT1" },
|
||||||
{ PCI_DID_INTEL_RPL_S_GT1_2, "Raptorlake S GT1" },
|
{ PCI_DID_INTEL_RPL_S_GT1_2, "Raptorlake S GT1" },
|
||||||
|
|
|
@ -201,12 +201,16 @@ const struct device_operations graphics_ops = {
|
||||||
};
|
};
|
||||||
|
|
||||||
static const unsigned short pci_device_ids[] = {
|
static const unsigned short pci_device_ids[] = {
|
||||||
|
PCI_DID_INTEL_RPL_U_GT1,
|
||||||
|
PCI_DID_INTEL_RPL_U_GT2,
|
||||||
|
PCI_DID_INTEL_RPL_U_GT3,
|
||||||
|
PCI_DID_INTEL_RPL_U_GT4,
|
||||||
|
PCI_DID_INTEL_RPL_U_GT5,
|
||||||
PCI_DID_INTEL_RPL_P_GT1,
|
PCI_DID_INTEL_RPL_P_GT1,
|
||||||
PCI_DID_INTEL_RPL_P_GT2,
|
PCI_DID_INTEL_RPL_P_GT2,
|
||||||
PCI_DID_INTEL_RPL_P_GT3,
|
PCI_DID_INTEL_RPL_P_GT3,
|
||||||
PCI_DID_INTEL_RPL_P_GT4,
|
PCI_DID_INTEL_RPL_P_GT4,
|
||||||
PCI_DID_INTEL_RPL_P_GT5,
|
PCI_DID_INTEL_RPL_P_GT5,
|
||||||
PCI_DID_INTEL_RPL_P_GT6,
|
|
||||||
PCI_DID_INTEL_MTL_M_GT2,
|
PCI_DID_INTEL_MTL_M_GT2,
|
||||||
PCI_DID_INTEL_MTL_P_GT2_1,
|
PCI_DID_INTEL_MTL_P_GT2_1,
|
||||||
PCI_DID_INTEL_MTL_P_GT2_2,
|
PCI_DID_INTEL_MTL_P_GT2_2,
|
||||||
|
|
Loading…
Reference in New Issue