GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/common/block/p2sb: Refactor P2SB to add comprehend future SoC 

This patch refactors the current P2SB common code driver to accommodate
the future SoC platform with provision of more than one P2SB IP in
disaggregated die architecture.

IA SoC has only one P2SB in PCH die between SKL to ADL. Starting with
MTL, one more P2SB IP resides in IOE die along with SoC die. (PCH die is
renamed as SoC in MTL.)

P2SB library (p2sblib.c) is common between PCH/SoC and IOE, and p2sb.c
is added only for PCH/SoC P2SB.

BUG=b:224325352
TEST=Able to build and boot brya.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ib671d9acbfdc61305ebb401499bfc4742b738ffb
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62774
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Subrata Banik 2022-03-14 12:00:02 +05:30 committed by Felix Held
parent 9e4a38795c
commit 2f1f5ecf8a
2 changed files with 16 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/soc/intel/common/block/p2sb/Kconfig
View File

@ -1,5 +1,11 @@
config SOC_INTEL_COMMON_BLOCK_P2SB config SOC_INTEL_COMMON_BLOCK_BASE_P2SB
bool bool
depends on SOC_INTEL_COMMON_BLOCK_PCR depends on SOC_INTEL_COMMON_BLOCK_PCR
help help
Intel Processor common P2SB driver Intel Processor common P2SB base driver
config SOC_INTEL_COMMON_BLOCK_P2SB
bool
select SOC_INTEL_COMMON_BLOCK_BASE_P2SB
help
Intel Processor common P2SB driver for PCH or SoC die

16
src/soc/intel/common/block/p2sb/Makefile.inc
View File

@ -1,8 +1,8 @@
ifeq ($(CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB),y) ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB) += p2sblib.c
bootblock-y += p2sb.c smm-$(CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB) += p2sblib.c
romstage-y += p2sb.c
ramstage-y += p2sb.c # p2sb.c for PCH and SoC die P2SB IP
ramstage-y += p2sblib.c bootblock-$(CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB) += p2sb.c
smm-y += p2sb.c romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB) += p2sb.c
smm-y += p2sblib.c ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB) += p2sb.c
endif smm-$(CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB) += p2sb.c