amd/stoneyridge: Add northbridge definitions
Begin adding D18F1 definitions to northbridge.h. Change-Id: I4fa2f9a4af8fbb3c2919ffb5dca34cbe333bc958 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/21562 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
612ec0ed0a
commit
2fd9651b23
|
@ -20,6 +20,11 @@
|
|||
#include <arch/io.h>
|
||||
#include <device/device.h>
|
||||
|
||||
/* D18F1 - Address Map Registers */
|
||||
#define D18F1_DRAM_HOLE 0xf0
|
||||
# define DRAM_HOIST_VALID (1 << 1)
|
||||
# define DRAM_HOLE_VALID (1 << 0)
|
||||
|
||||
void cpu_bus_scan(device_t dev);
|
||||
void domain_enable_resources(device_t dev);
|
||||
void domain_read_resources(device_t dev);
|
||||
|
|
Loading…
Reference in New Issue