GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/ironlake/acpi/hostbridge.asl: Use ASL 2.0 syntax 

This brings Ironlake closer to Sandy Bridge.

Tested with BUILD_TIMELESS=1, Packard Bell MS2290 does not change.

Change-Id: Idde75e7295f642f8add34168bffe5851ea02fbc6
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43687
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-07-22 00:27:23 +02:00
parent 5cd8c7c3e6
commit 302a1437cd
1 changed files with 32 additions and 34 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

66
src/northbridge/intel/ironlake/acpi/hostbridge.asl
View File

@ -1,6 +1,5 @@
/* SPDX-License-Identifier: GPL-2.0-only */ /* SPDX-License-Identifier: GPL-2.0-only */
Name(_HID,EISAID("PNP0A08")) // PCIe Name(_HID,EISAID("PNP0A08")) // PCIe
Name(_CID,EISAID("PNP0A03")) // PCI Name(_CID,EISAID("PNP0A03")) // PCI
@ -92,17 +91,16 @@ Device (MCHC)
External (\_SB.CP00._PSS) External (\_SB.CP00._PSS)
Method (PSSS, 1, NotSerialized) Method (PSSS, 1, NotSerialized)
{ {
Store (One, Local0) /* Start at P1 */ Local0 = 1 /* Start at P1 */
Store (SizeOf (\_SB.CP00._PSS), Local1) Local1 = SizeOf (\_SB.CP00._PSS)
While (LLess (Local0, Local1)) { While (Local0 < Local1) {
/* Store _PSS entry Control value to Local2 */ /* Store _PSS entry Control value to Local2 */
ShiftRight (DeRefOf (Index (DeRefOf (Index Local2 = DeRefOf (Index (DeRefOf (Index (\_SB.CP00._PSS, Local0)), 4)) >> 8
(\_SB.CP00._PSS, Local0)), 4)), 8, Local2) If (Local2 == Arg0) {
If (LEqual (Local2, Arg0)) { Return (Local0 - 1)
Return (Subtract (Local0, 1))
} }
Increment (Local0) Local0++
} }
Return (0) Return (0)
@ -114,31 +112,31 @@ Device (MCHC)
If (Acquire (CTCM, 100)) { If (Acquire (CTCM, 100)) {
Return (0) Return (0)
} }
If (LEqual (CTCD, CTCC)) { If (CTCD == CTCC) {
Release (CTCM) Release (CTCM)
Return (0) Return (0)
} }
Store ("Set TDP Down", Debug) Debug = "Set TDP Down"
/* Set CTC */ /* Set CTC */
Store (CTCD, CTCS) CTCS = CTCD
/* Set TAR */ /* Set TAR */
Store (TARD, TARS) TARS = TARD
/* Set PPC limit and notify OS */ /* Set PPC limit and notify OS */
Store (PSSS (TARD), PPCM) PPCM = PSSS (TARD)
PPCN () PPCN ()
/* Set PL2 to 1.25 * PL1 */ /* Set PL2 to 1.25 * PL1 */
Divide (Multiply (CTDD, 125), 100, , PL2V) PL2V = (CTDD * 125) / 100
/* Set PL1 */ /* Set PL1 */
Store (CTDD, PL1V) PL1V = CTDD
/* Store the new TDP Down setting */ /* Store the new TDP Down setting */
Store (CTCD, CTCC) CTCC = CTCD
Release (CTCM) Release (CTCM)
Return (1) Return (1)
@ -150,31 +148,31 @@ Device (MCHC)
If (Acquire (CTCM, 100)) { If (Acquire (CTCM, 100)) {
Return (0) Return (0)
} }
If (LEqual (CTCN, CTCC)) { If (CTCN == CTCC) {
Release (CTCM) Release (CTCM)
Return (0) Return (0)
} }
Store ("Set TDP Nominal", Debug) Debug = "Set TDP Nominal"
/* Set PL1 */ /* Set PL1 */
Store (CTDN, PL1V) PL1V = CTDN
/* Set PL2 to 1.25 * PL1 */ /* Set PL2 to 1.25 * PL1 */
Divide (Multiply (CTDN, 125), 100, , PL2V) PL2V = (CTDN * 125) / 100
/* Set PPC limit and notify OS */ /* Set PPC limit and notify OS */
Store (PSSS (TARN), PPCM) PPCM = PSSS (TARN)
PPCN () PPCN ()
/* Set TAR */ /* Set TAR */
Store (TARN, TARS) TARS = TARN
/* Set CTC */ /* Set CTC */
Store (CTCN, CTCS) CTCS = CTCN
/* Store the new TDP Nominal setting */ /* Store the new TDP Nominal setting */
Store (CTCN, CTCC) CTCC = CTCN
Release (CTCM) Release (CTCM)
Return (1) Return (1)
@ -305,20 +303,20 @@ Method (_CRS, 0, Serialized)
// Fix up PCI memory region // Fix up PCI memory region
// Start with Top of Lower Usable DRAM // Start with Top of Lower Usable DRAM
Store (^MCHC.TLUD, Local0) Local0 = ^MCHC.TLUD
ShiftRight (Local0, 4, Local0) Local0 >>= 4
Store (^MCHC.TUUD, Local1) Local1 = ^MCHC.TUUD
// Check if ME base is equal // Check if ME base is equal
If (LEqual (Local0, Local1)) { If (Local0 == Local1) {
// Use Top Of Memory instead // Use Top Of Memory instead
Store (^MCHC.TOM, Local0) Local0 = ^MCHC.TOM
ShiftRight (Local0, 6, Local0) Local0 >>= 6
} }
ShiftLeft (Local0, 20, Local0) Local0 <<= 20
Store (Local0, PMIN) PMIN = Local0
Add(Subtract(PMAX, PMIN), 1, PLEN) PLEN = PMAX - PMIN + 1
Return (MCRS) Return (MCRS)
} }