GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cheza: Add board ID, RAM code and SKU ID 

This patch adds the required callbacks to read all strapping IDs on
Cheza.

Change-Id: I6437bbd03bdd00dfeedcafebabeb00b13588d052
Signed-off-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: https://review.coreboot.org/27789
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Julius Werner 2018-06-26 12:36:24 -07:00
parent cc7a411fc5
commit 302e7bc5de
2 changed files with 68 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/mainboard/google/cheza/Makefile.inc
View File

@ -1,15 +1,33 @@
##
## This file is part of the coreboot project.
##
## Copyright 2018 Google LLC
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
bootblock-y += boardid.c
bootblock-y += memlayout.ld bootblock-y += memlayout.ld
bootblock-y += chromeos.c bootblock-y += chromeos.c
bootblock-y += bootblock.c bootblock-y += bootblock.c
verstage-y += boardid.c
verstage-y += memlayout.ld verstage-y += memlayout.ld
verstage-y += chromeos.c verstage-y += chromeos.c
romstage-y += boardid.c
romstage-y += memlayout.ld romstage-y += memlayout.ld
romstage-y += chromeos.c romstage-y += chromeos.c
romstage-y += romstage.c romstage-y += romstage.c
ramstage-y += boardid.c
ramstage-y += memlayout.ld ramstage-y += memlayout.ld
ramstage-y += chromeos.c ramstage-y += chromeos.c
ramstage-y += mainboard.c ramstage-y += mainboard.c

50
src/mainboard/google/cheza/boardid.c Normal file
View File

@ -0,0 +1,50 @@
/*
* This file is part of the coreboot project.
*
* Copyright 2018 Google LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <boardid.h>
#include <gpio.h>
uint32_t board_id(void)
{
const gpio_t pins[] = {[2] = GPIO(51), [1] = GPIO(62), [0] = GPIO(38)};
static uint32_t id = UNDEFINED_STRAPPING_ID;
if (id == UNDEFINED_STRAPPING_ID)
id = gpio_base2_value(pins, ARRAY_SIZE(pins));
return id;
}
uint32_t ram_code(void)
{
const gpio_t pins[] = {[1] = GPIO(147), [0] = GPIO(146)};
static uint32_t id = UNDEFINED_STRAPPING_ID;
if (id == UNDEFINED_STRAPPING_ID)
id = gpio_base2_value(pins, ARRAY_SIZE(pins));
return id;
}
uint32_t sku_id(void)
{
const gpio_t pins[] = {[1] = GPIO(113), [0] = GPIO(79)};
static uint32_t id = UNDEFINED_STRAPPING_ID;
if (id == UNDEFINED_STRAPPING_ID)
id = gpio_base2_value(pins, ARRAY_SIZE(pins));
return id;
}