intel/truxton: Add dummy cache-as-ram region
Board has no chance of working without a cache_as_ram.inc, but without a specified CAR region we also break builds. Change-Id: I98e9db38c5e0a7bf4a1b8d2f8a693cc8d0c773b9 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/7863 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
36b93653e1
commit
3165c46f45
|
@ -5,3 +5,19 @@ config CPU_INTEL_EP80579
|
|||
select ARCH_RAMSTAGE_X86_32
|
||||
select SSE
|
||||
select SUPPORT_CPU_UCODE_IN_CBFS
|
||||
select BROKEN_CAR_MIGRATE
|
||||
|
||||
if CPU_INTEL_EP80579
|
||||
|
||||
# These are just dummy values to keep build happy.
|
||||
# This CPU does not have tested cache_as_ram.inc.
|
||||
|
||||
config DCACHE_RAM_BASE
|
||||
hex
|
||||
default 0xffaf8000
|
||||
|
||||
config DCACHE_RAM_SIZE
|
||||
hex
|
||||
default 0x8000
|
||||
|
||||
endif
|
||||
|
|
Loading…
Reference in New Issue