GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/tigerlake: Add TCSS devices to soc_acpi_name() 

Add ACPI device names for TCSS devices which were not already defined
which match those declared in the DSDT at acpi/tcss.asl.

Change-Id: I6a79da7dd78c73345986c12d6ffe467cd4322e05
Signed-off-by: Duncan Laurie <dlaurie@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41520
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Duncan Laurie 2020-05-18 13:21:44 -07:00 committed by Tim Wawrzynczak
parent 062646670f
commit 32585de39e
1 changed files with 42 additions and 34 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

76
src/soc/intel/tigerlake/chip.c
View File

@ -58,41 +58,49 @@ const char *soc_acpi_name(const struct device *dev)
return NULL; return NULL;
switch (dev->path.pci.devfn) { switch (dev->path.pci.devfn) {
case SA_DEVFN_ROOT: return "MCHC"; case SA_DEVFN_ROOT: return "MCHC";
case PCH_DEVFN_ISH: return "ISHB"; case SA_DEVFN_TCSS_XHCI: return "TXHC";
case PCH_DEVFN_XHCI: return "XHCI"; case SA_DEVFN_TCSS_XDCI: return "TXDC";
case PCH_DEVFN_I2C0: return "I2C0"; case SA_DEVFN_TCSS_DMA0: return "TDM0";
case PCH_DEVFN_I2C1: return "I2C1"; case SA_DEVFN_TCSS_DMA1: return "TDM1";
case PCH_DEVFN_I2C2: return "I2C2"; case SA_DEVFN_TBT0: return "TRP0";
case PCH_DEVFN_I2C3: return "I2C3"; case SA_DEVFN_TBT1: return "TRP1";
case PCH_DEVFN_I2C4: return "I2C4"; case SA_DEVFN_TBT2: return "TRP2";
case PCH_DEVFN_I2C5: return "I2C5"; case SA_DEVFN_TBT3: return "TRP3";
case PCH_DEVFN_SATA: return "SATA"; case PCH_DEVFN_ISH: return "ISHB";
case PCH_DEVFN_PCIE1: return "RP01"; case PCH_DEVFN_XHCI: return "XHCI";
case PCH_DEVFN_PCIE2: return "RP02"; case PCH_DEVFN_I2C0: return "I2C0";
case PCH_DEVFN_PCIE3: return "RP03"; case PCH_DEVFN_I2C1: return "I2C1";
case PCH_DEVFN_PCIE4: return "RP04"; case PCH_DEVFN_I2C2: return "I2C2";
case PCH_DEVFN_PCIE5: return "RP05"; case PCH_DEVFN_I2C3: return "I2C3";
case PCH_DEVFN_PCIE6: return "RP06"; case PCH_DEVFN_I2C4: return "I2C4";
case PCH_DEVFN_PCIE7: return "RP07"; case PCH_DEVFN_I2C5: return "I2C5";
case PCH_DEVFN_PCIE8: return "RP08"; case PCH_DEVFN_SATA: return "SATA";
case PCH_DEVFN_PCIE9: return "RP09"; case PCH_DEVFN_PCIE1: return "RP01";
case PCH_DEVFN_PCIE10: return "RP10"; case PCH_DEVFN_PCIE2: return "RP02";
case PCH_DEVFN_PCIE11: return "RP11"; case PCH_DEVFN_PCIE3: return "RP03";
case PCH_DEVFN_PCIE12: return "RP12"; case PCH_DEVFN_PCIE4: return "RP04";
case PCH_DEVFN_PMC: return "PMC"; case PCH_DEVFN_PCIE5: return "RP05";
case PCH_DEVFN_UART0: return "UAR0"; case PCH_DEVFN_PCIE6: return "RP06";
case PCH_DEVFN_UART1: return "UAR1"; case PCH_DEVFN_PCIE7: return "RP07";
case PCH_DEVFN_UART2: return "UAR2"; case PCH_DEVFN_PCIE8: return "RP08";
case PCH_DEVFN_GSPI0: return "SPI0"; case PCH_DEVFN_PCIE9: return "RP09";
case PCH_DEVFN_GSPI1: return "SPI1"; case PCH_DEVFN_PCIE10: return "RP10";
case PCH_DEVFN_GSPI2: return "SPI2"; case PCH_DEVFN_PCIE11: return "RP11";
case PCH_DEVFN_GSPI3: return "SPI3"; case PCH_DEVFN_PCIE12: return "RP12";
case PCH_DEVFN_PMC: return "PMC";
case PCH_DEVFN_UART0: return "UAR0";
case PCH_DEVFN_UART1: return "UAR1";
case PCH_DEVFN_UART2: return "UAR2";
case PCH_DEVFN_GSPI0: return "SPI0";
case PCH_DEVFN_GSPI1: return "SPI1";
case PCH_DEVFN_GSPI2: return "SPI2";
case PCH_DEVFN_GSPI3: return "SPI3";
/* Keeping ACPI device name coherent with ec.asl */ /* Keeping ACPI device name coherent with ec.asl */
case PCH_DEVFN_ESPI: return "LPCB"; case PCH_DEVFN_ESPI: return "LPCB";
case PCH_DEVFN_HDA: return "HDAS"; case PCH_DEVFN_HDA: return "HDAS";
case PCH_DEVFN_SMBUS: return "SBUS"; case PCH_DEVFN_SMBUS: return "SBUS";
case PCH_DEVFN_GBE: return "GLAN"; case PCH_DEVFN_GBE: return "GLAN";
} }
return NULL; return NULL;