src/drivers/intel/fsp1_1/cache_as_ram.S: Clear _bss area only
Whole car region is cleared, while only small part needs to be done. Clear .bss area only Tested on Facebook FBG1701 Change-Id: I021c2f7d3531c553015fde98d155915f897b434d Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47760 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
f752fc6546
commit
335eb1219c
|
@ -145,14 +145,13 @@ CAR_init_done:
|
|||
* mm1: high 32-bits of TSC value
|
||||
*/
|
||||
|
||||
/* coreboot assumes stack/heap region will be zero */
|
||||
/* clear .bss section */
|
||||
cld
|
||||
movl %ecx, %edi
|
||||
neg %ecx
|
||||
/* Clear up to Temp Ram top. */
|
||||
add %edx, %ecx
|
||||
xor %eax, %eax
|
||||
movl $(_ebss), %ecx
|
||||
movl $(_bss), %edi
|
||||
sub %edi, %ecx
|
||||
shrl $2, %ecx
|
||||
xorl %eax, %eax
|
||||
rep stosl
|
||||
|
||||
/* Need to align stack to 16 bytes at call instruction. Account for
|
||||
|
|
Loading…
Reference in New Issue