GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brya/var/kinox: Enable PCIe-eMMC bridge 

Enable PCIe-eMMC bridge for Kinox.

BUG=b:218786363, b:211176722
TEST=emerge-brask coreboot

Signed-off-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>
Change-Id: Iec34708e5879c47f5339c48fd996eb6d7ef0ee86
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62631
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Singer <felixsinger@posteo.net>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Dtrain Hsu 2022-03-07 13:42:03 +08:00 committed by Felix Held
parent 60260a5ed6
commit 335edc0f5d
2 changed files with 18 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/google/brya/variants/kinox/gpio.c
View File

@ -41,7 +41,7 @@ static const struct pad_config override_gpio_table[] = {
/* D17 : UART1_RXD ==> NC */ /* D17 : UART1_RXD ==> NC */
PAD_NC_LOCK(GPP_D17, NONE, LOCK_CONFIG), PAD_NC_LOCK(GPP_D17, NONE, LOCK_CONFIG),
/* D18 : UART1_TXD ==> EMMC_PE_RST_L */ /* D18 : UART1_TXD ==> EMMC_PE_RST_L */
PAD_CFG_GPO_LOCK(GPP_D18, 1, LOCK_CONFIG), PAD_CFG_GPO(GPP_D18, 1, DEEP),
/* D19 : I2S_MCLK1_OUT ==> I2S_MCLK_R */ /* D19 : I2S_MCLK1_OUT ==> I2S_MCLK_R */
/* E4 : SATA_DEVSLP0 ==> USB_A1_RT_RST_ODL */ /* E4 : SATA_DEVSLP0 ==> USB_A1_RT_RST_ODL */
@ -93,6 +93,8 @@ static const struct pad_config early_gpio_table[] = {
PAD_CFG_GPI_APIC(GPP_A13, NONE, PLTRST, LEVEL, INVERT), PAD_CFG_GPI_APIC(GPP_A13, NONE, PLTRST, LEVEL, INVERT),
/* B4 : PROC_GP3 ==> SSD_PERST_L */ /* B4 : PROC_GP3 ==> SSD_PERST_L */
PAD_CFG_GPO(GPP_B4, 0, DEEP), PAD_CFG_GPO(GPP_B4, 0, DEEP),
/* D18 : UART1_TXD ==> EMMC_PE_RST_L */
PAD_CFG_GPO(GPP_D18, 0, DEEP),
/* E15 : RSVD_TP ==> PCH_WP_OD */ /* E15 : RSVD_TP ==> PCH_WP_OD */
PAD_CFG_GPI_GPIO_DRIVER(GPP_E15, NONE, DEEP), PAD_CFG_GPI_GPIO_DRIVER(GPP_E15, NONE, DEEP),
/* F14 : GSXDIN ==> EN_PP3300_SSD */ /* F14 : GSXDIN ==> EN_PP3300_SSD */
@ -107,7 +109,7 @@ static const struct pad_config early_gpio_table[] = {
PAD_CFG_NF(GPP_H10, NONE, DEEP, NF2), PAD_CFG_NF(GPP_H10, NONE, DEEP, NF2),
/* H11 : UART0_TXD ==> UART_PCH_TX_DBG_RX */ /* H11 : UART0_TXD ==> UART_PCH_TX_DBG_RX */
PAD_CFG_NF(GPP_H11, NONE, DEEP, NF2), PAD_CFG_NF(GPP_H11, NONE, DEEP, NF2),
/* H13 : I2C7_SCL ==> EN_PP3300_SD */ /* H13 : I2C7_SCL ==> EN_PP3300_EMMC */
PAD_CFG_GPO(GPP_H13, 1, DEEP), PAD_CFG_GPO(GPP_H13, 1, DEEP),
/* CPU PCIe VGPIO for PEG60 */ /* CPU PCIe VGPIO for PEG60 */

14
src/mainboard/google/brya/variants/kinox/overridetree.cb
View File

@ -187,6 +187,20 @@ chip soc/intel/alderlake
device generic 0 alias dptf_policy on end device generic 0 alias dptf_policy on end
end end
end end
device ref pcie_rp6 on
# Enable PCIe-to-eMMC bridge PCIE 6 using clk 1
register "pch_pcie_rp[PCH_RP(6)]" = "{
.clk_src = 1,
.clk_req = 1,
.flags = PCIE_RP_LTR | PCIE_RP_AER,
}"
chip soc/intel/common/block/pcie/rtd3
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H13)"
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D18)"
register "srcclk_pin" = "1"
device generic 0 alias emmc_rtd3 on end
end
end # BH799BBLN
device ref pcie_rp7 on device ref pcie_rp7 on
chip drivers/net chip drivers/net
register "customized_leds" = "0x05af" register "customized_leds" = "0x05af"