GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nvidia/tegra: expose more registers 

This is in preparation for t210

Change-Id: I3e640b1f7fc583518361527dec4c3c1072c80251
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: e762d4bde1a18691257453e4b87a0bb42a0a2d7c
Original-Change-Id: Ida096106bb0137c07ad62d2df06628e37f0d884c
Original-Signed-off-by: Tom Warren <twarren@nvidia.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/272754
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/10632
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins)
This commit is contained in:
Tom Warren 2015-05-21 15:21:12 -07:00 committed by Patrick Georgi
parent 018216d120
commit 355dc1e66a
1 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/soc/nvidia/tegra/apbmisc.h
View File

@ -23,9 +23,11 @@
#include <stdint.h>
struct apbmisc {
u32 reserved0[9]; /* ABP_MISC_PP_ offsets 00-20 */
u32 reserved0[2]; /* ABP_MISC_PP_ offsets 00 and 04 */
u32 pp_strapping_opt_a; /* _STRAPPING_OPT_A_0, offset 08 */
u32 reserved1[6]; /* ABP_MISC_PP_ offsets 0C-20 */
u32 pp_config_ctl; /* _CONFIG_CTL_0, offset 24 */
u32 reserved1[6]; /* APB_MISC_PP_ offsets 28-3C */
u32 reserved2[6]; /* APB_MISC_PP_ offsets 28-3C */
u32 pp_pinmux_global; /* _PINMUX_GLOBAL_0, offset 40 */
};
@ -49,4 +51,10 @@ void enable_jtag(void);
void clamp_tristate_inputs(void);
void tegra_revision_info(struct tegra_revision *id);
enum {
PP_STRAPPING_OPT_A_RAM_CODE_SHIFT = 4,
PP_STRAPPING_OPT_A_RAM_CODE_MASK =
0xF << PP_STRAPPING_OPT_A_RAM_CODE_SHIFT,
};
#endif /* __SOC_NVIDIA_TEGRA_APBMISC_H__ */