GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

northbridge/via/vx900: Remove unused variables 

The `printram` function only expands to a value only in debug builds.
This isn't done in default builds.

Change-Id: Ic88c4cc730ae2d0d0718c7f71260cd2b45a3ddcd
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32424
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Elyes HAOUAS 2019-04-23 22:13:07 +02:00 committed by Patrick Georgi
parent 0f49dd26ad
commit 358ec83d03
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/northbridge/via/vx900/raminit_ddr3.c
View File

@ -554,7 +554,6 @@ static u8 vx900_get_CWL(u8 CAS)
static void vx900_dram_timing(ramctr_timing * ctrl) static void vx900_dram_timing(ramctr_timing * ctrl)
{ {
u8 reg8, val, tFAW, tRRD; u8 reg8, val, tFAW, tRRD;
u32 val32;
/* Maximum supported DDR3 frequency is 533MHz (DDR3 1066) so make sure /* Maximum supported DDR3 frequency is 533MHz (DDR3 1066) so make sure
* we cap it if we have faster DIMMs. * we cap it if we have faster DIMMs.
@ -569,8 +568,7 @@ static void vx900_dram_timing(ramctr_timing * ctrl)
ctrl->tCK = TCK_266MHZ; ctrl->tCK = TCK_266MHZ;
} }
val32 = (1000 << 8) / ctrl->tCK; printram("Selected DRAM frequency: %u MHz\n", (1000 << 8) / ctrl->tCK);
printram("Selected DRAM frequency: %u MHz\n", val32);
/* Find CAS and CWL latencies */ /* Find CAS and CWL latencies */
val = DIV_ROUND_UP(ctrl->tAA, ctrl->tCK); val = DIV_ROUND_UP(ctrl->tAA, ctrl->tCK);