mb/google/hatch: Enable SPI controller for Hatch
Enable SPI controller(D31:F5). BUG=b:120914069 TEST=USE="-intel_mrc -bmpblk" emerge-hatch coreboot Change-Id: I4d3acd3f31650d5b39927f8e3cfbb6187541653f Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Reviewed-on: https://review.coreboot.org/c/30438 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
parent
3c0c3619bc
commit
3736127c97
1 changed files with 1 additions and 1 deletions
|
@ -101,7 +101,7 @@ chip soc/intel/cannonlake
|
|||
device pci 1f.2 off end # Power Management Controller
|
||||
device pci 1f.3 off end # Intel HDA
|
||||
device pci 1f.4 off end # SMBus
|
||||
device pci 1f.5 off end # PCH SPI
|
||||
device pci 1f.5 on end # PCH SPI
|
||||
device pci 1f.6 off end # GbE
|
||||
end
|
||||
end
|
||||
|
|
Loading…
Reference in a new issue