soc/intel/tigerlake: Update Kconfig
Update Kconfig: - use CAR NEM mode for tigerlake only as NEM Enhanced is under debug - update GSPI, RP max device #s according to PCH EDS#576591 vol1 rev1.2 - update UART M/N setting according to new PCH baseclock BUG=none BRANCH=none TEST=Build and boot tigerlake rvp board Signed-off-by: Ravi Sarawadi <ravishankar.sarawadi@intel.com> Change-Id: I04020d55f1063d521b15f8d0dabbd6f1dabf577c Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37426 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com>
This commit is contained in:
parent
c83bab62b3
commit
3838701c84
1 changed files with 17 additions and 8 deletions
|
@ -4,12 +4,15 @@ config SOC_INTEL_TIGERLAKE_BASE
|
||||||
config SOC_INTEL_TIGERLAKE
|
config SOC_INTEL_TIGERLAKE
|
||||||
bool
|
bool
|
||||||
select SOC_INTEL_TIGERLAKE_BASE
|
select SOC_INTEL_TIGERLAKE_BASE
|
||||||
|
#TODO - Enable INTEL_CAR_NEM_ENHANCED
|
||||||
|
select INTEL_CAR_NEM
|
||||||
help
|
help
|
||||||
Intel Tigerlake support
|
Intel Tigerlake support
|
||||||
|
|
||||||
config SOC_INTEL_JASPERLAKE
|
config SOC_INTEL_JASPERLAKE
|
||||||
bool
|
bool
|
||||||
select SOC_INTEL_TIGERLAKE_BASE
|
select SOC_INTEL_TIGERLAKE_BASE
|
||||||
|
select INTEL_CAR_NEM_ENHANCED
|
||||||
help
|
help
|
||||||
Intel Jasperlake support
|
Intel Jasperlake support
|
||||||
|
|
||||||
|
@ -61,7 +64,6 @@ config CPU_SPECIFIC_OPTIONS
|
||||||
select SOC_INTEL_COMMON_PCH_BASE
|
select SOC_INTEL_COMMON_PCH_BASE
|
||||||
select SOC_INTEL_COMMON_RESET
|
select SOC_INTEL_COMMON_RESET
|
||||||
select SOC_INTEL_COMMON_BLOCK_CAR
|
select SOC_INTEL_COMMON_BLOCK_CAR
|
||||||
select INTEL_CAR_NEM_ENHANCED
|
|
||||||
select SSE2
|
select SSE2
|
||||||
select SUPPORT_CPU_UCODE_IN_CBFS
|
select SUPPORT_CPU_UCODE_IN_CBFS
|
||||||
select TSC_MONOTONIC_TIMER
|
select TSC_MONOTONIC_TIMER
|
||||||
|
@ -97,8 +99,8 @@ config FSP_TEMP_RAM_SIZE
|
||||||
|
|
||||||
config IFD_CHIPSET
|
config IFD_CHIPSET
|
||||||
string
|
string
|
||||||
default "tgl" if SOC_INTEL_TIGERLAKE
|
|
||||||
default "jsl" if SOC_INTEL_JASPERLAKE
|
default "jsl" if SOC_INTEL_JASPERLAKE
|
||||||
|
default "tgl" if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config IED_REGION_SIZE
|
config IED_REGION_SIZE
|
||||||
hex
|
hex
|
||||||
|
@ -110,7 +112,8 @@ config HEAP_SIZE
|
||||||
|
|
||||||
config MAX_ROOT_PORTS
|
config MAX_ROOT_PORTS
|
||||||
int
|
int
|
||||||
default 16
|
default 16 if SOC_INTEL_JASPERLAKE
|
||||||
|
default 12 if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config SMM_TSEG_SIZE
|
config SMM_TSEG_SIZE
|
||||||
hex
|
hex
|
||||||
|
@ -144,7 +147,8 @@ config DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ
|
||||||
|
|
||||||
config SOC_INTEL_COMMON_BLOCK_GSPI_MAX
|
config SOC_INTEL_COMMON_BLOCK_GSPI_MAX
|
||||||
int
|
int
|
||||||
default 3
|
default 3 if SOC_INTEL_JASPERLAKE
|
||||||
|
default 4 if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config SOC_INTEL_I2C_DEV_MAX
|
config SOC_INTEL_I2C_DEV_MAX
|
||||||
int
|
int
|
||||||
|
@ -160,13 +164,18 @@ config CONSOLE_UART_BASE_ADDRESS
|
||||||
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
||||||
|
|
||||||
# Clock divider parameters for 115200 baud rate
|
# Clock divider parameters for 115200 baud rate
|
||||||
|
# Baudrate = (UART source clcok * M) /(N *16)
|
||||||
|
# TGL UART source clock: 120MHz
|
||||||
|
# JSL UART source clock: 100MHz
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
||||||
hex
|
hex
|
||||||
default 0x30
|
default 0x30 if SOC_INTEL_JASPERLAKE
|
||||||
|
default 0x25a if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL
|
||||||
hex
|
hex
|
||||||
default 0xc35
|
default 0xc35 if SOC_INTEL_JASPERLAKE
|
||||||
|
default 0x7fff if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config CHROMEOS
|
config CHROMEOS
|
||||||
select CHROMEOS_RAMOOPS_DYNAMIC
|
select CHROMEOS_RAMOOPS_DYNAMIC
|
||||||
|
@ -189,13 +198,13 @@ config CBFS_SIZE
|
||||||
|
|
||||||
config FSP_HEADER_PATH
|
config FSP_HEADER_PATH
|
||||||
string "Location of FSP headers"
|
string "Location of FSP headers"
|
||||||
default "src/vendorcode/intel/fsp/fsp2_0/tigerlake/" if SOC_INTEL_TIGERLAKE
|
|
||||||
default "src/vendorcode/intel/fsp/fsp2_0/jasperlake/" if SOC_INTEL_JASPERLAKE
|
default "src/vendorcode/intel/fsp/fsp2_0/jasperlake/" if SOC_INTEL_JASPERLAKE
|
||||||
|
default "src/vendorcode/intel/fsp/fsp2_0/tigerlake/" if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
config FSP_FD_PATH
|
config FSP_FD_PATH
|
||||||
string
|
string
|
||||||
depends on FSP_USE_REPO
|
depends on FSP_USE_REPO
|
||||||
default "3rdparty/fsp/TigerLakeFspBinPkg/Fsp.fd" if SOC_INTEL_TIGERLAKE
|
|
||||||
default "3rdparty/fsp/JasperLakeFspBinPkg/Fsp.fd" if SOC_INTEL_JASPERLAKE
|
default "3rdparty/fsp/JasperLakeFspBinPkg/Fsp.fd" if SOC_INTEL_JASPERLAKE
|
||||||
|
default "3rdparty/fsp/TigerLakeFspBinPkg/Fsp.fd" if SOC_INTEL_TIGERLAKE
|
||||||
|
|
||||||
endif
|
endif
|
||||||
|
|
Loading…
Reference in a new issue