GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cpu/amd/model_10xxx: Clean up debugging statements 

Change-Id: I6dff74b3857e1fb384aefc87b44e7679bd4aab07
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/11948
Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com>
Tested-by: build bot (Jenkins)
This commit is contained in:
Timothy Pearson 2015-09-05 18:46:54 -05:00 committed by Patrick Georgi
parent 76d4636e61
commit 38629f51ad
1 changed files with 20 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/cpu/amd/model_10xxx/fidvid.c
View File

@ -460,7 +460,7 @@ static void config_clk_power_ctrl_reg0(int node, u32 cpuRev, u8 procPkg) {
static void config_power_ctrl_misc_reg(device_t dev,u32 cpuRev, u8 procPkg) { static void config_power_ctrl_misc_reg(device_t dev,u32 cpuRev, u8 procPkg) {
/* check PVI/SVI */ /* check PVI/SVI */
u32 dword = pci_read_config32(dev, 0xA0); u32 dword = pci_read_config32(dev, 0xa0);
/* BKDG r31116 2010-04-22 2.4.1.7 step b F3xA0[VSSlamVidMod] */ /* BKDG r31116 2010-04-22 2.4.1.7 step b F3xA0[VSSlamVidMod] */
/* PllLockTime and PsiVidEn set in ruleset in defaults.h */ /* PllLockTime and PsiVidEn set in ruleset in defaults.h */
@ -488,7 +488,7 @@ static void config_power_ctrl_misc_reg(device_t dev,u32 cpuRev, u8 procPkg) {
dword |= SVI_HIGH_FREQ_ON; dword |= SVI_HIGH_FREQ_ON;
} }
#endif #endif
pci_write_config32(dev, 0xA0, dword); pci_write_config32(dev, 0xa0, dword);
} }
static void config_nb_syn_ptr_adj(device_t dev, u32 cpuRev) { static void config_nb_syn_ptr_adj(device_t dev, u32 cpuRev) {
@ -581,7 +581,7 @@ static void prep_fid_change(void)
nodes = get_nodes(); nodes = get_nodes();
for (i = 0; i < nodes; i++) { for (i = 0; i < nodes; i++) {
printk(BIOS_DEBUG, "Prep FID/VID Node:%02x \n", i); printk(BIOS_DEBUG, "Prep FID/VID Node:%02x\n", i);
dev = NODE_PCI(i, 3); dev = NODE_PCI(i, 3);
u32 cpuRev = mctGetLogicalCPUID(0xFF) ; u32 cpuRev = mctGetLogicalCPUID(0xFF) ;
u8 procPkg = mctGetProcessorPackageType(); u8 procPkg = mctGetProcessorPackageType();
@ -599,17 +599,15 @@ static void prep_fid_change(void)
config_acpi_pwr_state_ctrl_regs(dev,cpuRev,procPkg); config_acpi_pwr_state_ctrl_regs(dev,cpuRev,procPkg);
dword = pci_read_config32(dev, 0x80); dword = pci_read_config32(dev, 0x80);
printk(BIOS_DEBUG, " F3x80: %08x \n", dword); printk(BIOS_DEBUG, " F3x80: %08x\n", dword);
dword = pci_read_config32(dev, 0x84); dword = pci_read_config32(dev, 0x84);
printk(BIOS_DEBUG, " F3x84: %08x \n", dword); printk(BIOS_DEBUG, " F3x84: %08x\n", dword);
dword = pci_read_config32(dev, 0xD4); dword = pci_read_config32(dev, 0xD4);
printk(BIOS_DEBUG, " F3xD4: %08x \n", dword); printk(BIOS_DEBUG, " F3xD4: %08x\n", dword);
dword = pci_read_config32(dev, 0xD8); dword = pci_read_config32(dev, 0xD8);
printk(BIOS_DEBUG, " F3xD8: %08x \n", dword); printk(BIOS_DEBUG, " F3xD8: %08x\n", dword);
dword = pci_read_config32(dev, 0xDC); dword = pci_read_config32(dev, 0xDC);
printk(BIOS_DEBUG, " F3xDC: %08x \n", dword); printk(BIOS_DEBUG, " F3xDC: %08x\n", dword);
} }
} }