cpu/amd/model_10xxx: Clean up debugging statements
Change-Id: I6dff74b3857e1fb384aefc87b44e7679bd4aab07 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/11948 Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
76d4636e61
commit
38629f51ad
|
@ -460,7 +460,7 @@ static void config_clk_power_ctrl_reg0(int node, u32 cpuRev, u8 procPkg) {
|
|||
|
||||
static void config_power_ctrl_misc_reg(device_t dev,u32 cpuRev, u8 procPkg) {
|
||||
/* check PVI/SVI */
|
||||
u32 dword = pci_read_config32(dev, 0xA0);
|
||||
u32 dword = pci_read_config32(dev, 0xa0);
|
||||
|
||||
/* BKDG r31116 2010-04-22 2.4.1.7 step b F3xA0[VSSlamVidMod] */
|
||||
/* PllLockTime and PsiVidEn set in ruleset in defaults.h */
|
||||
|
@ -488,7 +488,7 @@ static void config_power_ctrl_misc_reg(device_t dev,u32 cpuRev, u8 procPkg) {
|
|||
dword |= SVI_HIGH_FREQ_ON;
|
||||
}
|
||||
#endif
|
||||
pci_write_config32(dev, 0xA0, dword);
|
||||
pci_write_config32(dev, 0xa0, dword);
|
||||
}
|
||||
|
||||
static void config_nb_syn_ptr_adj(device_t dev, u32 cpuRev) {
|
||||
|
@ -608,8 +608,6 @@ static void prep_fid_change(void)
|
|||
printk(BIOS_DEBUG, " F3xD8: %08x\n", dword);
|
||||
dword = pci_read_config32(dev, 0xDC);
|
||||
printk(BIOS_DEBUG, " F3xDC: %08x\n", dword);
|
||||
|
||||
|
||||
}
|
||||
}
|
||||
|
||||
|
|
Loading…
Reference in New Issue