riscv: add support to check ISA extension
Add support to check ISA extension for RISC-V. Change-Id: I5982fb32ed1dd435059edc6aa0373bffa899e160 Signed-off-by: Xiang Wang <wxjstz@126.com> Reviewed-on: https://review.coreboot.org/27410 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-by: Philipp Hug <philipp@hug.cx>
This commit is contained in:
parent
654a45d2ad
commit
387417be03
1 changed files with 7 additions and 0 deletions
|
@ -16,6 +16,8 @@
|
|||
#ifndef __ARCH_CPU_H__
|
||||
#define __ARCH_CPU_H__
|
||||
|
||||
#include <arch/encoding.h>
|
||||
|
||||
#define asmlinkage
|
||||
|
||||
#if !defined(__PRE_RAM__)
|
||||
|
@ -44,5 +46,10 @@ struct cpuinfo_riscv {
|
|||
|
||||
#endif
|
||||
|
||||
static inline int supports_extension(char ext)
|
||||
{
|
||||
return read_csr(misa) & (1 << (ext - 'A'));
|
||||
}
|
||||
|
||||
struct cpu_info *cpu_info(void);
|
||||
#endif /* __ARCH_CPU_H__ */
|
||||
|
|
Loading…
Reference in a new issue