GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/adl: Update PCI ID for ADL-M SKU 

Update PCI ID for ADL-M as per document 643775.

BUG=None
BRANCH=None

Change-Id: Ia2c5ce270bc421d8a41cc4bc6ce0b51987d2aaec
Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/56846
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Selma Bensaid <selma.bensaid@intel.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Sumeet Pawnikar 2021-07-29 22:09:14 +05:30 committed by Felix Held
parent 2c36b1b667
commit 3888292fd0
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/include/device/pci_ids.h
View File

@ -3980,7 +3980,6 @@
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_14 0x4623 #define PCI_DEVICE_ID_INTEL_ADL_S_ID_14 0x4623
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_15 0x0060 #define PCI_DEVICE_ID_INTEL_ADL_S_ID_15 0x0060
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_1 0x4629 #define PCI_DEVICE_ID_INTEL_ADL_P_ID_1 0x4629
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_2 0x460a
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_3 0x4641 #define PCI_DEVICE_ID_INTEL_ADL_P_ID_3 0x4641
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_4 0x4649 #define PCI_DEVICE_ID_INTEL_ADL_P_ID_4 0x4649
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_5 0x4621 #define PCI_DEVICE_ID_INTEL_ADL_P_ID_5 0x4621
@ -3989,6 +3988,7 @@
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_8 0x4661 #define PCI_DEVICE_ID_INTEL_ADL_P_ID_8 0x4661
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_9 0x467f #define PCI_DEVICE_ID_INTEL_ADL_P_ID_9 0x467f
#define PCI_DEVICE_ID_INTEL_ADL_M_ID_1 0x4602 #define PCI_DEVICE_ID_INTEL_ADL_M_ID_1 0x4602
#define PCI_DEVICE_ID_INTEL_ADL_M_ID_2 0x460a
/* Intel SMBUS device Ids */ /* Intel SMBUS device Ids */
#define PCI_DEVICE_ID_INTEL_LPT_H_SMBUS 0x8c22 #define PCI_DEVICE_ID_INTEL_LPT_H_SMBUS 0x8c22
#define PCI_DEVICE_ID_INTEL_LPT_LP_SMBUS 0x9c22 #define PCI_DEVICE_ID_INTEL_LPT_LP_SMBUS 0x9c22

2
src/soc/intel/alderlake/bootblock/report_platform.c
View File

@ -33,7 +33,6 @@ static struct {
const char *name; const char *name;
} mch_table[] = { } mch_table[] = {
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_1, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_1, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_2, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_3, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_3, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_4, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_4, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_5, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_5, "Alderlake-P" },
@ -42,6 +41,7 @@ static struct {
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_8, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_8, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_P_ID_9, "Alderlake-P" }, { PCI_DEVICE_ID_INTEL_ADL_P_ID_9, "Alderlake-P" },
{ PCI_DEVICE_ID_INTEL_ADL_M_ID_1, "Alderlake-M" }, { PCI_DEVICE_ID_INTEL_ADL_M_ID_1, "Alderlake-M" },
{ PCI_DEVICE_ID_INTEL_ADL_M_ID_2, "Alderlake-M" },
}; };
static struct { static struct {

2
src/soc/intel/common/block/systemagent/systemagent.c
View File

@ -415,7 +415,6 @@ static const unsigned short systemagent_ids[] = {
PCI_DEVICE_ID_INTEL_ADL_S_ID_14, PCI_DEVICE_ID_INTEL_ADL_S_ID_14,
PCI_DEVICE_ID_INTEL_ADL_S_ID_15, PCI_DEVICE_ID_INTEL_ADL_S_ID_15,
PCI_DEVICE_ID_INTEL_ADL_P_ID_1, PCI_DEVICE_ID_INTEL_ADL_P_ID_1,
PCI_DEVICE_ID_INTEL_ADL_P_ID_2,
PCI_DEVICE_ID_INTEL_ADL_P_ID_3, PCI_DEVICE_ID_INTEL_ADL_P_ID_3,
PCI_DEVICE_ID_INTEL_ADL_P_ID_4, PCI_DEVICE_ID_INTEL_ADL_P_ID_4,
PCI_DEVICE_ID_INTEL_ADL_P_ID_5, PCI_DEVICE_ID_INTEL_ADL_P_ID_5,
@ -424,6 +423,7 @@ static const unsigned short systemagent_ids[] = {
PCI_DEVICE_ID_INTEL_ADL_P_ID_8, PCI_DEVICE_ID_INTEL_ADL_P_ID_8,
PCI_DEVICE_ID_INTEL_ADL_P_ID_9, PCI_DEVICE_ID_INTEL_ADL_P_ID_9,
PCI_DEVICE_ID_INTEL_ADL_M_ID_1, PCI_DEVICE_ID_INTEL_ADL_M_ID_1,
PCI_DEVICE_ID_INTEL_ADL_M_ID_2,
0 0
}; };