Asus F2A85-M: Fix S3 memory power cut-off
The power to memory is lost during the the suspend, activate the 3VSBSW# which switches the power during S3 suspend sequence. As a result resuming from suspend to RAM works now, but now the GPP ports of the Hudson southbridge are gone after resume from S3. The devices 15.0 and 15.1 are disabled (decode as ffff) and therefore anything behind them too [1]. [1] http://www.coreboot.org/pipermail/coreboot/2013-November/076620.html fam15tn hudson PCIe GPP ports off after resume Change-Id: Id953313ee4400a03a2ad8ca09e39a5e0d5f92524 Signed-off-by: Rudolf Marek <r.marek@assembler.cz> Reviewed-on: http://review.coreboot.org/4041 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
parent
113a366848
commit
38c78889c5
|
@ -90,6 +90,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
||||||
sbxxx_enable_48mhzout();
|
sbxxx_enable_48mhzout();
|
||||||
it8712f_kill_watchdog();
|
it8712f_kill_watchdog();
|
||||||
it8712f_enable_serial(0, CONFIG_TTYS0_BASE);
|
it8712f_enable_serial(0, CONFIG_TTYS0_BASE);
|
||||||
|
it8712f_enable_3vsbsw();
|
||||||
console_init();
|
console_init();
|
||||||
|
|
||||||
/* turn on secondary smbus at b20 */
|
/* turn on secondary smbus at b20 */
|
||||||
|
|
Loading…
Reference in New Issue