AMD SB800: don't switch clock from 14 to 48 MHz for smscsuperio

The power up default for the 14M_25M_48M_OSC switchable clock output ball of
the SB800 chipset is 14 MHz.  sb800/bootblock.c changes this to 48 MHz,
which is the correct value for almost all SIOs.  However, not for
'smscsuperio' (SMSC SCH311x), which needs the original 14 MHz and is not
configurable for other clock speeds.  A wrong SIO clock supply results in
funny RS232 output (wrong bit speed) and non-working PS/2.

We could switch back to 14 MHz in the mainboard's romstage.c, but then the
clock frequency would change twice.  The resulting short 48 MHz burst causes
a handful of rubbish characters on RS232 on every boot until the SIO clock
has stabilized again.

This patch skips the SB800 clock switch if the SIO Kconfig requests 14 MHz.
This does not affect any boards currently in the repository (yet).

Change-Id: Icff41fd88dc41c08f3700ab4f786852f04eff2a4
Signed-off-by: Jens Rottmann <JRottmann@LiPPERTembedded.de>
Reviewed-on: http://review.coreboot.org/2454
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Martin Roth <martin.roth@se-eng.com>
This commit is contained in:
Jens Rottmann 2013-02-19 15:01:06 +01:00 committed by Marc Jones
parent 069795a947
commit 3914a316c3
3 changed files with 14 additions and 3 deletions

View File

@ -97,10 +97,17 @@ static void enable_clocks(void)
reg8 &= ~(1 << 1); reg8 &= ~(1 << 1);
outb(reg8, 0xCD7); outb(reg8, 0xCD7);
// Program SB800 MiscCntrl Device_CLK1_sel for 48 MHz (default is 14 MHz) // Program SB800 MiscClkCntrl register to configure clock output on the
// 14M_25M_48M_OSC ball usually used for the Super-I/O.
// Almost all SIOs need 48 MHz, only the SMSC SCH311x wants 14 MHz,
// which is the SB800's power up default. We could switch back to 14
// in the mainboard's romstage.c, but then the clock frequency would
// change twice.
reg32 = *acpi_mmio; reg32 = *acpi_mmio;
reg32 &= ~((1 << 0) | (1 << 2)); reg32 &= ~((1 << 2) | (3 << 0)); // enable, 14 MHz (power up default)
reg32 |= 1 << 1; #if !CONFIG_SUPERIO_WANTS_14MHZ_CLOCK
reg32 |= 2 << 0; // Device_CLK1_sel = 48 MHz
#endif
*acpi_mmio = reg32; *acpi_mmio = reg32;
} }

View File

@ -17,6 +17,9 @@
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
## ##
config SUPERIO_WANTS_14MHZ_CLOCK
bool
source src/superio/fintek/Kconfig source src/superio/fintek/Kconfig
source src/superio/intel/Kconfig source src/superio/intel/Kconfig
source src/superio/ite/Kconfig source src/superio/ite/Kconfig

View File

@ -44,6 +44,7 @@ config SUPERIO_SMSC_MEC1308
bool bool
config SUPERIO_SMSC_SMSCSUPERIO config SUPERIO_SMSC_SMSCSUPERIO
bool bool
select SUPERIO_WANTS_14MHZ_CLOCK
config SUPERIO_SMSC_SIO1036 config SUPERIO_SMSC_SIO1036
bool bool
config SUPERIO_SMSC_SCH4037 config SUPERIO_SMSC_SCH4037