GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/tigerlake: Clean up systemagent.h 

List of changes:
1. Convert inconsistent white space into tab.
2. Group together all MCHBAR offset macros.

Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Change-Id: I82fc362589389081b1b1856524a972b780af9a13
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45256
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Subrata Banik 2020-09-10 18:17:37 +05:30
parent 86e53267c4
commit 3999aa6cdb
1 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/soc/intel/tigerlake/include/soc/systemagent.h
View File

@ -18,29 +18,29 @@
#define CAPID0_A 0xe4 #define CAPID0_A 0xe4
#define VTD_DISABLE (1 << 23) #define VTD_DISABLE (1 << 23)
#define BIOS_RESET_CPL 0x5da8 /* MCHBAR offsets */
#define GFXVTBAR 0x5400 #define GFXVTBAR 0x5400
#define EDRAMBAR 0x5408 #define EDRAMBAR 0x5408
#define VTVC0BAR 0x5410 #define VTVC0BAR 0x5410
#define REGBAR 0x5420 #define REGBAR 0x5420
#define MCH_DDR_POWER_LIMIT_LO 0x58e0
#define MCH_DDR_POWER_LIMIT_HI 0x58e4
#define MCH_PKG_POWER_LIMIT_LO 0x59a0
#define MCH_PKG_POWER_LIMIT_HI 0x59a4
#define BIOS_RESET_CPL 0x5da8
#define IMRBASE 0x6A40
#define IMRLIMIT 0x6A48
#define IPUVTBAR 0x7880 #define IPUVTBAR 0x7880
#define TBT0BAR 0x7888 #define TBT0BAR 0x7888
#define TBT1BAR 0x7890 #define TBT1BAR 0x7890
#define TBT2BAR 0x7898 #define TBT2BAR 0x7898
#define TBT3BAR 0x78A0 #define TBT3BAR 0x78A0
#define MAX_TBT_PCIE_PORT 4 #define MAX_TBT_PCIE_PORT 4
#define VTBAR_ENABLED 0x01 #define VTBAR_ENABLED 0x01
#define VTBAR_MASK 0x7ffffff000ull #define VTBAR_MASK 0x7ffffff000ull
#define MCH_PKG_POWER_LIMIT_LO 0x59a0
#define MCH_PKG_POWER_LIMIT_HI 0x59a4
#define MCH_DDR_POWER_LIMIT_LO 0x58e0
#define MCH_DDR_POWER_LIMIT_HI 0x58e4
#define IMRBASE 0x6A40
#define IMRLIMIT 0x6A48
static const struct sa_mmio_descriptor soc_vtd_resources[] = { static const struct sa_mmio_descriptor soc_vtd_resources[] = {
{ GFXVTBAR, GFXVT_BASE_ADDRESS, GFXVT_BASE_SIZE, "GFXVTBAR" }, { GFXVTBAR, GFXVT_BASE_ADDRESS, GFXVT_BASE_SIZE, "GFXVTBAR" },
{ IPUVTBAR, IPUVT_BASE_ADDRESS, IPUVT_BASE_SIZE, "IPUVTBAR" }, { IPUVTBAR, IPUVT_BASE_ADDRESS, IPUVT_BASE_SIZE, "IPUVTBAR" },