GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Doc/soc/intel/mp_init: Mark up Reference section title as title 

It’s a section title, so mark it up as a title as it’s done similarily
in other documents.

Change-Id: If9d524afe6f80ae1b2704d11617786ee923814b2
Signed-off-by: Paul Menzel <pmenzel@molgen.mpg.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65215
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
This commit is contained in:
Paul Menzel 2022-06-18 11:53:47 +02:00 committed by Felix Held
parent 6ddcbb6f0b
commit 3b0303dbe8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Documentation/soc/intel/mp_init/mp_init.md
View File

@ -51,6 +51,6 @@ option in order to perform SGX and C6DRAM enabling.
Typically all platforms supported by FSP 2.1 specification will have Typically all platforms supported by FSP 2.1 specification will have
external PPI service feature implemented. external PPI service feature implemented.
[References] ## References
- [PPI](../fsp/ppi/ppi.md) - [PPI](../fsp/ppi/ppi.md)
- [MP Service PPI](../fsp/ppi/mp_service_ppi.md) - [MP Service PPI](../fsp/ppi/mp_service_ppi.md)