mb/google/nissa/var/craask: Disable PCIe WLAN pins
Craask uses CNVi WLAN, so disable the PCIe-related GPIOs. BUG=b:229040345 Test=emerge-nissa coreboot Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com> Change-Id: I7bcf041503dcee448758dac46b1c9711d0b02ba3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64461 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Reka Norman <rekanorman@chromium.org> Reviewed-by: Kangheui Won <khwon@chromium.org>
This commit is contained in:
parent
46e93f91af
commit
3b9f715183
1 changed files with 4 additions and 0 deletions
|
@ -9,8 +9,12 @@
|
||||||
static const struct pad_config override_gpio_table[] = {
|
static const struct pad_config override_gpio_table[] = {
|
||||||
/* D6 : WWAN_EN */
|
/* D6 : WWAN_EN */
|
||||||
PAD_CFG_GPO(GPP_D6, 1, DEEP),
|
PAD_CFG_GPO(GPP_D6, 1, DEEP),
|
||||||
|
/* D7 : WLAN_CLKREQ_ODL */
|
||||||
|
PAD_NC(GPP_D7, NONE),
|
||||||
/* F12 : WWAN_RST_L */
|
/* F12 : WWAN_RST_L */
|
||||||
PAD_CFG_GPO(GPP_F12, 1, DEEP),
|
PAD_CFG_GPO(GPP_F12, 1, DEEP),
|
||||||
|
/* H3 : WLAN_PCIE_WAKE_ODL */
|
||||||
|
PAD_NC(GPP_H3, NONE),
|
||||||
};
|
};
|
||||||
|
|
||||||
/* Early pad configuration in bootblock */
|
/* Early pad configuration in bootblock */
|
||||||
|
|
Loading…
Reference in a new issue