soc/imgtec/pistachio: Implement hard_reset()
Verified boot needs hard_reset() now, so offer a dummy implementation for the Imagination chip. Sorry, I don't have the specs for this chip anymore to make a real implementation, but I would like to keep this code from bit rotting. Change-Id: I15aa47f7d248b99901a2ac0e65a46b43d7718717 Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: https://review.coreboot.org/12723 Tested-by: build bot (Jenkins) Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
This commit is contained in:
parent
74babffccb
commit
3bdd45e714
|
@ -21,6 +21,7 @@ config CPU_IMGTEC_PISTACHIO
|
|||
select HAVE_UART_SPECIAL
|
||||
select SPI_ATOMIC_SEQUENCING
|
||||
select GENERIC_GPIO_LIB
|
||||
select HAVE_HARD_RESET
|
||||
bool
|
||||
|
||||
if CPU_IMGTEC_PISTACHIO
|
||||
|
|
|
@ -33,6 +33,7 @@ bootblock-y += monotonic_timer.c
|
|||
ramstage-y += cbmem.c
|
||||
ramstage-y += monotonic_timer.c
|
||||
ramstage-y += soc.c
|
||||
ramstage-y += reset.c
|
||||
|
||||
romstage-y += cbmem.c
|
||||
romstage-y += ddr2_init.c
|
||||
|
|
|
@ -0,0 +1,25 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright 2014 Google Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <reset.h>
|
||||
|
||||
void hard_reset(void)
|
||||
{
|
||||
printk(BIOS_EMERG, "reset failed!\n");
|
||||
/* TBD */
|
||||
for (;;)
|
||||
;
|
||||
}
|
Loading…
Reference in New Issue