arch/x86: SSE2 implies SSE support

Change-Id: Ic9ffcfadd0cd41bb033ed2aec9fb98009dd62383
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/30394
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
This commit is contained in:
Kyösti Mälkki 2018-12-23 07:43:01 +02:00
parent 8f537442d5
commit 3c0c3619bc
5 changed files with 0 additions and 5 deletions

View File

@ -4,7 +4,6 @@ config CPU_AMD_MODEL_10XXX
select ARCH_VERSTAGE_X86_32
select ARCH_ROMSTAGE_X86_32
select ARCH_RAMSTAGE_X86_32
select SSE
select SSE2
select TSC_SYNC_LFENCE
select UDELAY_LAPIC

View File

@ -13,7 +13,6 @@ config CPU_SPECIFIC_OPTIONS
select HAVE_MONOTONIC_TIMER
select SMP
select MMX
select SSE
select SSE2
select UDELAY_TSC
select TSC_CONSTANT_RATE

View File

@ -10,7 +10,6 @@ config CPU_SPECIFIC_OPTIONS
select ARCH_ROMSTAGE_X86_32
select ARCH_RAMSTAGE_X86_32
select SMP
select SSE
select SSE2
select UDELAY_TSC
select TSC_CONSTANT_RATE

View File

@ -6,7 +6,6 @@ if CPU_INTEL_SOCKET_FCBGA1023
config SOCKET_SPECIFIC_OPTIONS # dummy
def_bool y
select MMX
select SSE
select SSE2
endif

View File

@ -62,7 +62,6 @@ config CPU_SPECIFIC_OPTIONS
select SMM_TSEG
select POSTCAR_STAGE
select POSTCAR_CONSOLE
select SSE
select SSE2
select RTC
select SOC_AMD_PSP_SELECTABLE_SMU_FW